Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 022078/0762 | |
| Pages: | 6 |
| | Recorded: | 01/09/2009 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
7
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11685857
|
Filing Dt:
|
03/14/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
|
Title:
|
LOW COST, HIGH PIN COUNT, WAFER SORT AUTOMATED TEST EQUIPMENT (ATE) DEVICE UNDER TEST (DUT) INTERFACE FOR TESTING ELECTRONIC DEVICES IN HIGH PARALLELISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11685866
|
Filing Dt:
|
03/14/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
|
Title:
|
SOLID HIGH ASPECT RATIO VIA HOLE USED FOR BURN-IN BOARDS, WAFER SORT PROBE CARDS, AND PACKAGE TEST LOAD BOARDS WITH ELECTRONIC CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11685873
|
Filing Dt:
|
03/14/2007
|
|
Title:
|
HIGH VOLTAGE, HIGH FREQUENCY, HIGH RELIABILITY, HIGH DENSITY, HIGH TEMPERATURE AUTOMATED TEST EQUIPMENT (ATE) SWITCH DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11685873
|
Filing Dt:
|
03/14/2007
|
|
Title:
|
HIGH VOLTAGE, HIGH FREQUENCY, HIGH RELIABILITY, HIGH DENSITY, HIGH TEMPERATURE AUTOMATED TEST EQUIPMENT (ATE) SWITCH DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
11689585
|
Filing Dt:
|
03/22/2007
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
|
Title:
|
HIGH IMPEDANCE, HIGH PARALLELISM, HIGH TEMPERATURE MEMORY TEST SYSTEM ARCHITECTURE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11690903
|
Filing Dt:
|
03/26/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
|
Title:
|
THREE-DIMENSIONAL PRINTED CIRCUIT BOARD FOR USE WITH ELECTRONIC CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12109522
|
Filing Dt:
|
04/25/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
|
Title:
|
A METHOD OF FABRICATING A PROBE CARD ASSEMBLY USING MAGNETICALLY ALIGNED ELECTRICAL CONTACT ELEMENTS, A STAMPED CONSTRUCTION ELECTRICAL CONTACT ELEMENT USABLE WITH THE METHOD, AND A STANDALONE PROBE CARD TESTER FORMABLE USING THE METHOD
|
|
|
Assignee
|
|
|
|
|
| NO. 1 YISHUN AVENUE 7 |
| LOT 1937C, 1935X, 1975P |
| SINGAPORE, SINGAPORE 768923 |
|
|
Correspondence name and address
|
| |
GREGORY W. OSTERLOTH
|
| |
P.O. BOX 8749
|
| |
DENVER, CO 80201
|
Search Results as of:
04/27/2024 11:19 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
