Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 022118/0140 | |
| Pages: | 6 |
| | Recorded: | 01/15/2009 | | |
| Attorney Dkt #: | MAYDER ASSIGNMENTS |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE SERIAL NO.: 11/685,587 SHOULD ACTUALLY BE 11/685,857. PREVIOUSLY RECORDED ON REEL 022078 FRAME 0762. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11685857
|
Filing Dt:
|
03/14/2007
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
|
Title:
|
LOW COST, HIGH PIN COUNT, WAFER SORT AUTOMATED TEST EQUIPMENT (ATE) DEVICE UNDER TEST (DUT) INTERFACE FOR TESTING ELECTRONIC DEVICES IN HIGH PARALLELISM
|
|
|
Assignee
|
|
|
|
|
| NO. 1 YISHUN AVENUE 7 |
| LOT 1937C, 1935X, 1975P |
| SINGAPORE, SINGAPORE 768923 |
|
|
Correspondence name and address
|
| |
GREGORY W. OSTERLOTH
|
| |
P.O. BOX 8749
|
| |
DENVER, CO 80201
|
Search Results as of:
05/08/2024 08:43 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
