Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 022272/0054 | |
| Pages: | 2 |
| | Recorded: | 02/02/2009 | | |
| Attorney Dkt #: | 2163.1026 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12320684
|
Filing Dt:
|
02/02/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
|
Title:
|
LOGIC CIRCUIT HAVING GATED CLOCK BUFFER
|
|
|
Assignee
|
|
|
|
|
| 7-1, NISHI-SHINJUKU 2-CHOME |
| SHINJUKU-KU, TOKYO 163-0722, JAPAN |
|
|
Correspondence name and address
|
| |
STAAS & HALSEY LLP
|
| |
ATTN: H. J. STAAS
|
| |
1201 NEW YORK AVENUE, N.W., SUITE 700
|
| |
WASHINGTON, D.C. 20005
|
Search Results as of:
05/03/2024 11:47 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
