Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 022342/0669 | |
| Pages: | 4 |
| | Recorded: | 03/04/2009 | | |
| Attorney Dkt #: | 2000.163100 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12397574
|
Filing Dt:
|
03/04/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
|
Title:
|
METHOD FOR REDUCING DEFECTS OF GATE OF CMOS DEVICES DURING CLEANING PROCESSES BY MODIFYING A PARASITIC PN JUNCTION
|
|
|
Assignee
|
|
|
|
|
| 5204 EAST BEN WHITE BOULEVARD |
| AUSTIN, TEXAS 78741 |
|
|
Correspondence name and address
|
| |
J. MIKE AMERSON
|
| |
10333 RICHMOND, SUITE 1100
|
| |
HOUSTON, TX 77042
|
Search Results as of:
05/22/2024 05:33 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
