Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 022380/0118 | |
| Pages: | 68 |
| | Recorded: | 02/07/2008 | | |
| Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/1989
|
Application #:
|
07051715
|
Filing Dt:
|
05/20/1987
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY CAPABLE OF FAST ERASING OF STORAGE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09096456
|
Filing Dt:
|
06/11/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09288512
|
Filing Dt:
|
04/08/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09513929
|
Filing Dt:
|
02/28/2000
|
|
Title:
|
Semiconductor integrated circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09742078
|
Filing Dt:
|
12/22/2000
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2001
| | | | |
|
Title:
|
Semiconductor integrated circuit device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09907929
|
Filing Dt:
|
07/19/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10045105
|
Filing Dt:
|
01/15/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
10107139
|
Filing Dt:
|
03/28/2002
|
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10859141
|
Filing Dt:
|
06/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING FIRST AND SECOND SWITCHING TRANSISTORS HAVING OPERATION STATES CORRESPONDING TO OPERATION STATES OF FIRST AND SECOND LOGIC CIRCUITS
|
|
|
Assignee
|
|
|
|
|
| HAYANO 3681-BANCHI |
| MOBARA-SHI, CHIBA, JAPAN |
|
|
Correspondence name and address
|
| |
ANTONELLI, TERRY, STOUT & KRAUS, LLP
|
| |
1300 NORTH 17TH STREET, SUITE 1800
|
| |
ARLINGTON, VIRGINIA 22209
|
Search Results as of:
05/04/2024 08:12 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
