Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 022440/0839 | |
| Pages: | 5 |
| | Recorded: | 03/25/2009 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
6
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08389905
|
Filing Dt:
|
02/16/1995
|
|
Title:
|
MULTIPLE CHIP MODULE MOUNTING ASSEMBLY AND COMPUTER USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08677178
|
Filing Dt:
|
07/09/1996
|
|
Title:
|
MOUNTING ASSEMBLY FOR MULTIPLE CHIP MODULE WITH MORE THAN ONE SUBSTRATE AND COMPUTER USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08696320
|
Filing Dt:
|
08/13/1996
|
|
Title:
|
MODULAR MULTIPLE MICROPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09127579
|
Filing Dt:
|
07/31/1998
|
|
Title:
|
METHOD FOR CONTROLLING STRESS IN THIN FILM LAYERS DEPOSITED OVER A HIGH DENSITY INTERCONNECT COMMON CIRCUIT BASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09375172
|
Filing Dt:
|
08/16/1999
|
|
Title:
|
ISOLATED FLIP CHIP OR BGA TO MINIMIZE INTERCONNECT STRESS DUE TO THERMAL MISMATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09960164
|
Filing Dt:
|
09/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
|
Title:
|
ISOLATED FLIP CHIP OR BGA TO MINIMIZE INTERCONNECT STRESS DUE TO THERMAL MISMATCH
|
|
|
Assignee
|
|
|
|
|
| ONE COMCAST CENTER, 1701 JFK BLVD. |
| PHILADELPHIA, PENNSYLVANIA 19103-2838 |
|
|
Correspondence name and address
|
| |
JANE D ROBERTS
|
| |
ONE COMCAST CENTER, 1701 JFK BLVD
|
| |
PHILADELPHIA, PA 19103-2838
|
Search Results as of:
05/16/2024 05:53 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
