skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:022542/0876   Pages: 9
Recorded: 04/15/2009
Attorney Dkt #:CHANGE OF ADDRESS
Conveyance: CHANGE OF ADDRESS OF ASSIGNEE
Total properties: 228
Page 1 of 3
Pages: 1 2 3
1
Patent #:
Issue Dt:
06/25/1991
Application #:
07445448
Filing Dt:
12/04/1989
Title:
ADDRESSING FOR LARGE DYNAMIC RAM
2
Patent #:
Issue Dt:
07/14/1992
Application #:
07633568
Filing Dt:
12/24/1990
Title:
CARRIER DETECTION FOR A WIRELESS LOCAL AREA NETWORK
3
Patent #:
Issue Dt:
09/01/1992
Application #:
07667880
Filing Dt:
03/12/1991
Title:
BANDGAP VOLTAGE GENERATOR
4
Patent #:
Issue Dt:
11/30/1993
Application #:
07680994
Filing Dt:
04/05/1991
Title:
HIGH VOLTAGE BOOSTED WORD LINE SUPPLY CHARGE PUMP REGULATOR FOR DRAM
5
Patent #:
Issue Dt:
09/29/1992
Application #:
07757392
Filing Dt:
09/10/1991
Title:
RADIO LAN STATION WITH IMPROVED FRAME DELIMITER DETECTION IN A SPREAD SPECTRUM ENVIRONMENT
6
Patent #:
Issue Dt:
07/12/1994
Application #:
08078099
Filing Dt:
06/18/1993
Title:
METHOD OF ACCESSING A COMMUNICATION MEDIUM
7
Patent #:
Issue Dt:
04/11/1995
Application #:
08134621
Filing Dt:
10/12/1993
Title:
HIGH VOLTAGE BOOSTED WORD LINE SUPPLY CHARGE PUMP AND REGULATOR FOR DRAM
8
Patent #:
Issue Dt:
04/29/1997
Application #:
08226033
Filing Dt:
04/11/1994
Title:
DRAM PAGE COPY METHOD
9
Patent #:
Issue Dt:
08/13/1996
Application #:
08226035
Filing Dt:
04/11/1994
Title:
RAM VARIABLE SIZE BLOCK WRITE
10
Patent #:
Issue Dt:
12/02/1997
Application #:
08253271
Filing Dt:
06/02/1994
Title:
SINGLE CHIP FRAME BUFFER AND GRAPHICS ACCELERATOR
11
Patent #:
Issue Dt:
08/18/1998
Application #:
08319042
Filing Dt:
10/06/1994
Title:
DELAY LOCKED LOOP IMPLEMENTATION IN A SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
12
Patent #:
Issue Dt:
03/03/1998
Application #:
08355957
Filing Dt:
12/14/1994
Title:
FLEXIBLE DRAM ARRAY
13
Patent #:
Issue Dt:
07/02/1996
Application #:
08366921
Filing Dt:
12/30/1994
Title:
METHOD OF MULTILEVEL DRAM SENSE AND RESTORE
14
Patent #:
Issue Dt:
03/18/1997
Application #:
08584887
Filing Dt:
01/11/1996
Title:
METHOD OF MULTILEVEL DRAM SENSE AND RESTORE
15
Patent #:
Issue Dt:
01/27/1998
Application #:
08597510
Filing Dt:
02/02/1996
Title:
FLEXIBLE DRAM ARRAY
16
Patent #:
Issue Dt:
09/15/1998
Application #:
08612044
Filing Dt:
08/07/1996
Title:
STAGGERED PIPELINE ACCESS SCHEME FOR SYNCHRONOUS RANDOM ACCESS MEMORY
17
Patent #:
Issue Dt:
01/06/1998
Application #:
08615408
Filing Dt:
03/14/1996
Title:
MULTIRATE WIRELESS DATA COMMUNICATION SYSTEM
18
Patent #:
Issue Dt:
12/16/1997
Application #:
08684252
Filing Dt:
07/19/1996
Title:
HIGH VOLTAGE BOOSTED WORD LINE SUPPLY CHARGE PUMP AND REGULATOR FOR DRAM
19
Patent #:
Issue Dt:
01/16/2001
Application #:
08834684
Filing Dt:
04/01/1997
Title:
ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING SYSTEM WITH DYNAMICALLY SCALABLE OPERATING PARAMETERS AND METHOD THEREOF
20
Patent #:
Issue Dt:
03/14/2000
Application #:
08899158
Filing Dt:
07/23/1997
Title:
PORTABLE HAND-HELD READING DEVICE
21
Patent #:
Issue Dt:
09/28/1999
Application #:
08904153
Filing Dt:
07/31/1997
Title:
COLUMN REDUNDANCY IN SEMICONDUCTOR MEMORIES
22
Patent #:
Issue Dt:
10/27/1998
Application #:
08921579
Filing Dt:
09/02/1997
Title:
HIGH VOLTAGE BOOSTED WORD LINE SUPPLY CHARGE PUMP AND REGULATOR FOR DRAM
23
Patent #:
Issue Dt:
01/19/1999
Application #:
08931370
Filing Dt:
09/16/1997
Title:
SINGLE SIDEBAND DOUBLE QUADRATURE MODULATOR
24
Patent #:
Issue Dt:
11/23/1999
Application #:
08995991
Filing Dt:
12/22/1997
Title:
ADDRESS COUNTER CELL
25
Patent #:
Issue Dt:
01/30/2001
Application #:
09000968
Filing Dt:
12/30/1997
Title:
BIST MEMORY TEST SYSTEM
26
Patent #:
Issue Dt:
04/09/2002
Application #:
09054872
Filing Dt:
04/03/1998
Title:
EFFICIENT DIGITAL ITU-COMPLIANT ZERO-BUFFERING DTMF DETECTION USING THE NON-UNIFORM DISCRETE FOURIER TRANSFORM
27
Patent #:
Issue Dt:
02/16/1999
Application #:
09063529
Filing Dt:
04/21/1998
Title:
STAGGERED PIPELINE ACCESS SCHEME FOR SYNCHRONOUS RANDOM ACCESS MEM0RY
28
Patent #:
Issue Dt:
05/02/2000
Application #:
09099464
Filing Dt:
06/18/1998
Title:
REGULATED DRAM CELL PLATE AND PRECHARGE VOLTAGE GENERATOR
29
Patent #:
Issue Dt:
03/25/2003
Application #:
09129878
Filing Dt:
08/06/1998
Publication #:
Pub Dt:
11/15/2001
Title:
SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE
30
Patent #:
Issue Dt:
04/25/2000
Application #:
09178977
Filing Dt:
10/26/1998
Title:
HIGH VOLTAGE BOOSTED WORD LINES SUPPLY CHARGE PUMP AND REGULATOR FOR DRAM
31
Patent #:
Issue Dt:
01/21/2003
Application #:
09182494
Filing Dt:
10/30/1998
Publication #:
Pub Dt:
11/29/2001
Title:
HIGH BANDWIDTH MEMORY INTERFACE
32
Patent #:
Issue Dt:
05/13/2003
Application #:
09224695
Filing Dt:
01/04/1999
Title:
ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING SYSTEM WITH SELECTABLE RATE
33
Patent #:
Issue Dt:
07/08/2003
Application #:
09283778
Filing Dt:
03/31/1999
Title:
METHOD AND APPARATUS FOR PROVIDING A PACKET BUFFER RANDOM ACCESS MEMORY
34
Patent #:
Issue Dt:
10/31/2000
Application #:
09348314
Filing Dt:
07/07/1999
Title:
COLUMN REDUNDANCY IN SEMICONDUCTOR MEMORIES
35
Patent #:
Issue Dt:
03/23/2004
Application #:
09386589
Filing Dt:
08/31/1999
Title:
METHOD AND APPARATUS FOR AN INTERLEAVED NON-BLOCKING PACKET BUFFER
36
Patent #:
Issue Dt:
03/20/2001
Application #:
09392088
Filing Dt:
09/08/1999
Title:
DELAYED LOCKED LOOP IMPLEMENTATION IN A SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
37
Patent #:
Issue Dt:
06/22/2004
Application #:
09453344
Filing Dt:
12/01/1999
Title:
METHOD AND APPARATUS FOR WIRE SPEED IP MULTICAST FORWARDING
38
Patent #:
Issue Dt:
12/09/2003
Application #:
09464042
Filing Dt:
12/15/1999
Title:
ERROR SCREENING BASED ON CODE AND CONTROL INFORMATION CONSISTENCY IN A COMMUNICATION SYSTEM
39
Patent #:
Issue Dt:
12/09/2003
Application #:
09473074
Filing Dt:
12/28/1999
Title:
METHOD AND APPARATUS FOR GENERATING FORWARD OVERRIDES IN A PACKET SWITCH
40
Patent #:
Issue Dt:
05/22/2001
Application #:
09483626
Filing Dt:
01/14/2000
Title:
High voltage boosted word line supply charge pump and regulator for dram
41
Patent #:
Issue Dt:
07/20/2004
Application #:
09516001
Filing Dt:
02/29/2000
Title:
LINK AGGREGATION
42
Patent #:
Issue Dt:
11/20/2001
Application #:
09533128
Filing Dt:
03/23/2000
Title:
Dynamic content addressable memory cell
43
Patent #:
Issue Dt:
05/07/2002
Application #:
09533724
Filing Dt:
03/23/2000
Title:
Multi-stage lookup for translating between signals of different bit lengths
44
Patent #:
Issue Dt:
06/26/2007
Application #:
09559190
Filing Dt:
04/27/2000
Title:
PORT PACKET QUEUING
45
Patent #:
Issue Dt:
08/27/2002
Application #:
09562024
Filing Dt:
05/01/2000
Title:
FREQUENCY-DOUBLING DELAY LOCKED LOOP
46
Patent #:
Issue Dt:
02/15/2005
Application #:
09574621
Filing Dt:
05/19/2000
Title:
METHOD AND APPARATUS FOR PROVIDING INPUT BACK PRESSURE IN AN OUTPUT BUFFERED SWITCH
47
Patent #:
Issue Dt:
04/16/2002
Application #:
09585790
Filing Dt:
06/05/2000
Title:
METHOD FOR MULTILEVEL DRAM SENSING
48
Patent #:
Issue Dt:
02/28/2006
Application #:
09624276
Filing Dt:
07/24/2000
Title:
METHOD AND APPARATUS FOR REDUCING POOL STARVATION IN A SHARED MEMORY SWITCH
49
Patent #:
Issue Dt:
10/14/2003
Application #:
09652196
Filing Dt:
08/31/2000
Title:
METHOD AND APPARATUS FOR SEARCHING A FILTERING DATABASE WITH ONE SEARCH OPERATION
50
Patent #:
Issue Dt:
03/26/2002
Application #:
09684589
Filing Dt:
10/06/2000
Title:
BINARY-TERNARY CONTENT ADDRESSABLE MEMORY
51
Patent #:
Issue Dt:
07/01/2003
Application #:
09725461
Filing Dt:
11/30/2000
Publication #:
Pub Dt:
07/18/2002
Title:
METHOD AND APPARATUS FOR REDUCING LATENCY IN A MEMORY SYSTEM
52
Patent #:
Issue Dt:
09/30/2003
Application #:
09733231
Filing Dt:
12/07/2000
Publication #:
Pub Dt:
06/13/2002
Title:
PARALLELED CONTENT ADDRESSABLE MEMORY SEARCH ENGINE
53
Patent #:
Issue Dt:
10/25/2005
Application #:
09741829
Filing Dt:
12/22/2000
Publication #:
Pub Dt:
07/04/2002
Title:
METHOD AND SYSTEM FOR PACKET ENCRYPTION
54
Patent #:
Issue Dt:
08/12/2003
Application #:
09782614
Filing Dt:
02/13/2001
Publication #:
Pub Dt:
08/15/2002
Title:
METHOD AND APPARATUS FOR ADAPTIVE DATA COMPRESSION
55
Patent #:
Issue Dt:
08/13/2002
Application #:
09804988
Filing Dt:
03/13/2001
Title:
METHOD AND APPARATUS FOR SELECTIVELY DISABLING LOGIC IN A SEMICONDUCTOR DEVICE
56
Patent #:
Issue Dt:
09/02/2003
Application #:
09819488
Filing Dt:
03/28/2001
Publication #:
Pub Dt:
07/26/2001
Title:
BOOSTED VOLTAGE SUPPLY
57
Patent #:
Issue Dt:
05/21/2002
Application #:
09822487
Filing Dt:
04/02/2001
Publication #:
Pub Dt:
06/06/2002
Title:
Asynchronous SRAM compatible memory device using DRAM cell and method for driving the same
58
Patent #:
Issue Dt:
10/15/2002
Application #:
09862339
Filing Dt:
05/23/2001
Title:
METHOD AND APPARATUS FOR SWITCHABLY SELECTING AN INTEGRATED CIRCUIT OPERATING MODE
59
Patent #:
Issue Dt:
02/18/2003
Application #:
09892735
Filing Dt:
06/28/2001
Publication #:
Pub Dt:
02/07/2002
Title:
SEARCHLINE CONTROL CIRCUIT AND POWER REDUCTION METHOD
60
Patent #:
Issue Dt:
02/18/2003
Application #:
09894900
Filing Dt:
06/29/2001
Publication #:
Pub Dt:
09/12/2002
Title:
CONTENT ADDRESSABLE MEMORY CELL HAVING IMPROVED LAYOUT
61
Patent #:
Issue Dt:
05/03/2005
Application #:
09927599
Filing Dt:
08/09/2001
Publication #:
Pub Dt:
02/20/2003
Title:
LARGE DATABASE SEARCH USING CONTENT ADDRESSABLE MEMORY AND HASH
62
Patent #:
Issue Dt:
01/07/2003
Application #:
09956917
Filing Dt:
09/21/2001
Publication #:
Pub Dt:
01/23/2003
Title:
BITLINE PRECHARGE
63
Patent #:
Issue Dt:
11/19/2002
Application #:
09977982
Filing Dt:
10/17/2001
Publication #:
Pub Dt:
04/18/2002
Title:
DYNAMIC CONTENT ADDRESSABLE MEMORY CELL
64
Patent #:
Issue Dt:
08/19/2003
Application #:
10021397
Filing Dt:
12/07/2001
Publication #:
Pub Dt:
06/27/2002
Title:
EFFICIENT DIGITAL ITU-COMPLIANT ZERO-BUFFERING DTMF DETECTION USING THE NON-UNIFORM DISCRETE FOURIER TRANSFORM
65
Patent #:
Issue Dt:
10/28/2008
Application #:
10032431
Filing Dt:
12/21/2001
Title:
DYNAMIC RANDOM ACCESS MEMORY USING IMPERFECT ISOLATING TRANSISTORS
66
Patent #:
Issue Dt:
06/17/2003
Application #:
10056837
Filing Dt:
01/24/2002
Publication #:
Pub Dt:
06/20/2002
Title:
BOOSTED VOLTAGE SUPPLY
67
Patent #:
Issue Dt:
03/09/2004
Application #:
10064770
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
02/19/2004
Title:
DUAL MATCH-LINE, TWIN-CELL, BINARY-TERNARY CAM
68
Patent #:
Issue Dt:
07/12/2005
Application #:
10065261
Filing Dt:
09/30/2002
Publication #:
Pub Dt:
02/13/2003
Title:
SEARCH ENGINE FOR LARGE DATABASE SEARCH USING HASH POINTERS
69
Patent #:
Issue Dt:
09/12/2006
Application #:
10065267
Filing Dt:
09/30/2002
Publication #:
Pub Dt:
02/13/2003
Title:
SEARCH ENGINE FOR LARGE DATABASE SEARCH USING CAM AND HASH
70
Patent #:
Issue Dt:
12/25/2007
Application #:
10066550
Filing Dt:
01/31/2002
Publication #:
Pub Dt:
07/31/2003
Title:
TRUNKING IN A MATRIX
71
Patent #:
Issue Dt:
05/03/2005
Application #:
10084619
Filing Dt:
02/28/2002
Publication #:
Pub Dt:
10/03/2002
Title:
CONTENT ADDRESSABLE MEMORY CELL
72
Patent #:
Issue Dt:
05/06/2003
Application #:
10107821
Filing Dt:
03/28/2002
Title:
PROGRAMMABLE INTERCONNECT FOR SEMICONDUCTOR DEVICES
73
Patent #:
Issue Dt:
09/23/2003
Application #:
10118338
Filing Dt:
04/09/2002
Publication #:
Pub Dt:
12/05/2002
Title:
MULTILEVEL DRAM SENSING ANALOG-TO-DIGITAL CONVERTER
74
Patent #:
Issue Dt:
06/24/2003
Application #:
10134753
Filing Dt:
04/30/2002
Title:
LOW POWER CONTENT ADDRESSABLE MEMORY ARCHITECTURE
75
Patent #:
Issue Dt:
10/02/2007
Application #:
10156725
Filing Dt:
05/24/2002
Publication #:
Pub Dt:
11/27/2003
Title:
METHOD AND APPARATUS FOR REORDERING ENTRIES IN A MULTI PROBE LOOKUP
76
Patent #:
Issue Dt:
12/16/2003
Application #:
10173504
Filing Dt:
06/18/2002
Publication #:
Pub Dt:
05/01/2003
Title:
COLUMN REDUNDANCY FOR CONTENT ADDRESSABLE MEMORY
77
Patent #:
Issue Dt:
08/03/2004
Application #:
10177895
Filing Dt:
06/20/2002
Publication #:
Pub Dt:
12/25/2003
Title:
FAST AGING SCHEME FOR SEARCH ENGINE DATABASES USING A LINEAR FEEDBACK SHIFT REGISTER
78
Patent #:
Issue Dt:
05/13/2003
Application #:
10208011
Filing Dt:
07/31/2002
Title:
METHOD AND STRUCTURE FOR REDUCING NOISE EFFECTS IN CONTENT ADDRESSABLE MEMORIES
79
Patent #:
Issue Dt:
10/03/2006
Application #:
10227547
Filing Dt:
08/26/2002
Publication #:
Pub Dt:
03/06/2003
Title:
FREQUENCY-DOUBLING DELAY LOCKED LOOP
80
Patent #:
Issue Dt:
11/11/2008
Application #:
10228151
Filing Dt:
08/26/2002
Publication #:
Pub Dt:
02/26/2004
Title:
METHOD AND APPARATUS FOR PROCESSING ARBITRARY KEY BIT LENGTH ENCRYPTION OPERATIONS WITH SIMILAR EFFICIENCIES
81
Patent #:
Issue Dt:
06/10/2008
Application #:
10228933
Filing Dt:
08/27/2002
Publication #:
Pub Dt:
03/04/2004
Title:
Method for allocating processor resources and system for encrypting data
82
Patent #:
Issue Dt:
08/10/2004
Application #:
10234033
Filing Dt:
08/30/2002
Publication #:
Pub Dt:
03/04/2004
Title:
CONTENT ADDRESSABLE MEMORY ARCHITECTURE
83
Patent #:
Issue Dt:
08/17/2004
Application #:
10247821
Filing Dt:
09/20/2002
Publication #:
Pub Dt:
04/03/2003
Title:
HIGH BANDWIDTH MEMORY INTERFACE
84
Patent #:
Issue Dt:
05/30/2006
Application #:
10249598
Filing Dt:
04/23/2003
Publication #:
Pub Dt:
10/28/2004
Title:
DYNAMIC LINKING OF BANKS IN CONFIGURABLE CONTENT ADDRESSABLE MEMORY SYSTEMS
85
Patent #:
Issue Dt:
05/09/2006
Application #:
10249842
Filing Dt:
05/12/2003
Publication #:
Pub Dt:
11/18/2004
Title:
CASCADING CONTENT ADDRESSABLE MEMORY DEVICES WITH PROGRAMMABLE INPUT / OUTPUT CONNECTIONS
86
Patent #:
Issue Dt:
01/17/2006
Application #:
10258580
Filing Dt:
03/10/2003
Publication #:
Pub Dt:
08/28/2003
Title:
MATCHLINE SENSE CIRCUIT AND METHOD
87
Patent #:
Issue Dt:
03/18/2008
Application #:
10262643
Filing Dt:
09/30/2002
Publication #:
Pub Dt:
04/01/2004
Title:
DENSE MODE CODING SCHEME
88
Patent #:
Issue Dt:
01/24/2006
Application #:
10286743
Filing Dt:
10/31/2002
Publication #:
Pub Dt:
05/06/2004
Title:
SORTING METHOD AND APPARATUS USING A CAM
89
Patent #:
Issue Dt:
08/03/2004
Application #:
10290317
Filing Dt:
11/08/2002
Publication #:
Pub Dt:
04/03/2003
Title:
SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE
90
Patent #:
Issue Dt:
06/17/2003
Application #:
10291645
Filing Dt:
11/12/2002
Publication #:
Pub Dt:
05/01/2003
Title:
PRIORITY ENCODER CIRCUIT AND METHOD FOR CONTENT ADDRESSABLE MEMORY
91
Patent #:
Issue Dt:
05/03/2005
Application #:
10306734
Filing Dt:
11/29/2002
Publication #:
Pub Dt:
06/03/2004
Title:
METHOD AND APPARATUS FOR REPLACING DEFECTIVE ROWS IN A SEMICONDUCTOR MEMORY ARRAY
92
Patent #:
Issue Dt:
04/06/2004
Application #:
10329461
Filing Dt:
12/27/2002
Publication #:
Pub Dt:
07/24/2003
Title:
MATCHLINE SENSING FOR CONTENT ADDRESSABLE MEMORIES
93
Patent #:
Issue Dt:
02/26/2008
Application #:
10335535
Filing Dt:
12/31/2002
Publication #:
Pub Dt:
07/01/2004
Title:
WIDE FREQUENCY RANGE DELAY LOCKED LOOP
94
Patent #:
Issue Dt:
03/16/2004
Application #:
10336849
Filing Dt:
01/06/2003
Publication #:
Pub Dt:
08/14/2003
Title:
METHOD AND CIRCUIT FOR ACCELERATING REDUNDANT ADDRESS MATCHING
95
Patent #:
Issue Dt:
03/23/2004
Application #:
10336850
Filing Dt:
01/06/2003
Publication #:
Pub Dt:
08/14/2003
Title:
HIGH SPEED DRAM ARCHITECTURE WITH UNIFORM ACCESS LATENCY
96
Patent #:
Issue Dt:
09/11/2007
Application #:
10337346
Filing Dt:
01/07/2003
Publication #:
Pub Dt:
08/21/2003
Title:
METHOD AND APPARATUS FOR SIMULTANEOUS DIFFERENTIAL DATA SENSING AND CAPTURE IN A HIGH SPEED MEMORY
97
Patent #:
Issue Dt:
03/29/2005
Application #:
10337972
Filing Dt:
01/07/2003
Publication #:
Pub Dt:
01/29/2004
Title:
METHOD AND APPARATUS FOR SYNCHRONIZATION OF ROW AND COLUMN ACCESS OPERATIONS
98
Patent #:
Issue Dt:
12/02/2003
Application #:
10348062
Filing Dt:
01/17/2003
Publication #:
Pub Dt:
06/12/2003
Title:
DELAYED LOCKED LOOP IMPLEMENTATION IN A SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
99
Patent #:
Issue Dt:
03/29/2005
Application #:
10351593
Filing Dt:
01/27/2003
Publication #:
Pub Dt:
08/28/2003
Title:
CONTENT ADDRESSABLE MEMORY CELL HAVING IMPROVED LAYOUT
100
Patent #:
Issue Dt:
03/07/2006
Application #:
10352372
Filing Dt:
01/27/2003
Publication #:
Pub Dt:
06/24/2004
Title:
SYNCHRONIZATION CIRCUIT AND METHOD WITH TRANSPARENT LATCHES
Assignor
1
Exec Dt:
02/09/2009
Assignee
1
11 HINES ROAD
SUITE 203
OTTAWA, CANADA K2K 2X1
Correspondence name and address
MOSAID TECHNOLOGIES INCORPORATED
11 HINES ROAD
SUITE 203
OTTAWA, K2K 2X1 CANADA

Search Results as of: 05/03/2024 12:45 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT