Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 022703/0221 | |
| Pages: | 9 |
| | Recorded: | 05/19/2009 | | |
| Attorney Dkt #: | 211465-00091 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1994
|
Application #:
|
08017972
|
Filing Dt:
|
02/12/1993
|
|
Title:
|
PROGRAMMABLE CACHE MEMORY WHICH ASSOCIATES EACH SECTION OF MAIN MEMORY TO BE CACHED WITH A STATUS BIT WHICH ENABLES/DISABLES THE CACHING ACCESSIBILITY OF THE PARTICULAR SECTION, AND WITH THE CAPABILITY OF FUNCTIONING WITH MEMORY AREAS OF VARYING SIZE
|
|
|
Assignee
|
|
|
|
|
| HILLTOP ROAD |
| ST. JOSEPH, MICHIGAN 49085 |
|
|
Correspondence name and address
|
| |
JOHN S. PANIAGUAS
|
| |
2900 K STREET, NW
|
| |
SUITE 200
|
| |
WASHINGTON, DC 20007-5118
|
Search Results as of:
05/08/2024 04:37 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
