Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 022703/0310 | |
| Pages: | 9 |
| | Recorded: | 05/19/2009 | | |
| Attorney Dkt #: | 211465-00091 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/1994
|
Application #:
|
07999189
|
Filing Dt:
|
12/30/1992
|
|
Title:
|
CPU LOCK LOGIC FOR CORRECTED OPERATION WITH A POSTED WRITE ARRAY
|
|
|
Assignee
|
|
|
|
|
| HILLTOP ROAD |
| ST. JOSEPH, MICHIGAN 20007-5118 |
|
|
Correspondence name and address
|
| |
JOHN S. PANIAGUAS
|
| |
2900 K STREET, NW
|
| |
SUITE 200
|
| |
WASHINGTON, DC 20007-5118
|
Search Results as of:
05/08/2024 05:43 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
