|
Total properties:
27
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
09969094
|
Filing Dt:
|
10/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/11/2002
| | | | |
|
Title:
|
RETARGETABLE COMPILING SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
09981135
|
Filing Dt:
|
10/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
|
Title:
|
INTERRUPTIBLE DIGITAL SIGNAL PROCESSOR HAVING TWO INSTRUCTION SETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10016184
|
Filing Dt:
|
12/10/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/11/2002
| | | | |
|
Title:
|
SIGNAL PROCESSING DEVICE AND METHOD FOR SUPPLYING A SIGNAL PROCESSING RESULT TO A PLURALITY OF REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
10059427
|
Filing Dt:
|
01/29/2002
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
VARIABLE LENGTH VLIW INSTRUCTION WITH INSTRUCTION FETCH CONTROL BITS FOR PREFETCHING, STALLING, OR REALIGNING IN ORDER TO HANDLE PADDING BITS AND INSTRUCTIONS THAT CROSS MEMORY LINE BOUNDARIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10511208
|
Filing Dt:
|
10/13/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
VLIW PROCESSOR WITH DATA SPILLING MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10511504
|
Filing Dt:
|
10/14/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
|
Title:
|
PROCESSING METHOD AND APPARATUS FOR IMPLEMENTING SYSTOLIC ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
10515453
|
Filing Dt:
|
11/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
|
Title:
|
PSEUDO MULTIPORT DATA MEMORY HAS STALL FACILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10515463
|
Filing Dt:
|
11/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
PROGRAMMED ACCESS LATENCY IN MOCK MULTIPORT MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
10524535
|
Filing Dt:
|
02/10/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/17/2005
| | | | |
|
Title:
|
PROCESSING APPARATUS, PROCESSING METHOD AND COMPILER
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10526421
|
Filing Dt:
|
03/01/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
|
Title:
|
Stack type snapshot buffer handles nested interrupts
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
10528607
|
Filing Dt:
|
03/21/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
|
Title:
|
PROCESSING APPARATUS INCLUDING DEDICATED ISSUE SLOT FOR LOADING IMMEDIATE VALUE, AND PROCESSING METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
10530639
|
Filing Dt:
|
04/06/2005
|
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
|
Title:
|
VLIW PROCESSOR WITH POWER SAVING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
10541275
|
Filing Dt:
|
06/30/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
|
Title:
|
PROCESSING SYSTEM INCLUDING A RECONFIGURABLE CHANNEL INFRASTRUCTURE COMPRISING A CONTROL CHAIN WITH COMBINATION ELEMENTS FOR EACH PROCESSING ELEMENT AND A PROGRAMMABLE SWITCH BETWEEN EACH PAIR OF NEIGHBORING PROCESSING ELEMENTS FOR EFFICIENT CLUSTERING OF PROCESSIN
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10552767
|
Filing Dt:
|
10/12/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
|
Title:
|
Support for conditional operations in time-stationary processors
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10554621
|
Filing Dt:
|
10/27/2005
|
|
Publication #:
|
|
Pub Dt:
|
03/08/2007
| | | | |
|
Title:
|
ZERO OVERHEAD BRANCHING AND LOOPING IN TIME STATIONARY PROCESSORS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10570966
|
Filing Dt:
|
11/15/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2007
| | | | |
|
Title:
|
INTEGRATED DATA PROCESSING CIRCUIT ROUTING MESSAGES USING A TREE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11568004
|
Filing Dt:
|
10/17/2006
|
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
|
Title:
|
DATA PROCESSING APPARATUS THAT PROVIDES PARALLEL ACCESS TO MULTI-DIMENSIONAL ARRAY OF DATA VALUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
11568714
|
Filing Dt:
|
02/23/2010
|
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
|
Title:
|
LOWER POWER ASSEMBLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
11568984
|
Filing Dt:
|
11/13/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
RUN-TIME SELECTION OF FEED-BACK CONNECTIONS IN A MULTIPLE-INSTRUCTION WORD PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2016
|
Application #:
|
11570167
|
Filing Dt:
|
04/21/2008
|
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
|
Title:
|
DATA PROCESSING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11575318
|
Filing Dt:
|
03/15/2007
|
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
|
Title:
|
PROGRAMMABLE DATA PROCESSOR FOR A VARIABLE LENGTH
ENCODER/DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
11718251
|
Filing Dt:
|
04/30/2007
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
|
Title:
|
SIMD PROCESSOR FOR PERFORMING DATA FILTERING AND/OR INTERPOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
11720622
|
Filing Dt:
|
09/18/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
|
Title:
|
PROGRAMMABLE PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
11721050
|
Filing Dt:
|
09/28/2009
|
|
Publication #:
|
|
Pub Dt:
|
01/21/2010
| | | | |
|
Title:
|
PROGRAMMABLE SIGNAL PROCESSING CIRCUIT AND METHOD OF DEMODULATING VIA A DEMAPPING INSTRUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
11721052
|
Filing Dt:
|
09/28/2009
|
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
|
Title:
|
PROGRAMMABLE SIGNAL PROCESSING CIRCUIT AND METHOD OF INTERLEAVING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
11721053
|
Filing Dt:
|
08/05/2009
|
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
|
Title:
|
PROGRAMMABLE SIGNAL AND PROCESSING CIRCUIT AND METHOD OF DEPUNCTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12299671
|
Filing Dt:
|
11/05/2008
|
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
|
Title:
|
PROGRAMMABLE DATA PROCESSING CIRCUIT
|
|
