Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 022994/0058 | |
| Pages: | 4 |
| | Recorded: | 07/23/2009 | | |
| Attorney Dkt #: | 342297US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12466733
|
Filing Dt:
|
05/15/2009
|
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
|
Title:
|
SRAM MEMORY CELL HAVING TRANSISTORS INTEGRATED AT SEVERAL LEVELS AND THE THRESHOLD VOLTAGE VT OF WHICH IS DYNAMICALLY ADJUSTABLE
|
|
|
Assignee
|
|
|
|
|
| 25, RUE LEBLANC BATIMENT "LE PONANT D" |
| PARIS, FRANCE 75015 |
|
|
Correspondence name and address
|
| |
OBLON, SPIVAK, ET AL.
|
| |
1940 DUKE STREET
|
| |
ALEXANDRIA, VA 22314
|
Search Results as of:
05/14/2024 12:06 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
