skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:023092/0137   Pages: 2
Recorded: 08/12/2009
Attorney Dkt #:T&A-7170
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
NONE
Issue Dt:
Application #:
12521602
Filing Dt:
08/13/2009
Publication #:
Pub Dt:
12/09/2010
Title:
INTERPOSER SUBSTRATE, LSI CHIP AND INFORMATION TERMINAL DEVICE USING THE INTERPOSER SUBSTRATE, MANUFACTURING METHOD OF INTERPOSER SUBSTRATE, AND MANUFACTURING METHOD OF LSI CHIP
Assignors
1
Exec Dt:
07/01/2009
2
Exec Dt:
07/01/2009
3
Exec Dt:
07/07/2009
4
Exec Dt:
07/06/2009
Assignee
1
6-2, OTE-MACHI 2-CHOME
CHIYODA-KU, TOKYO, JAPAN
Correspondence name and address
SHRINATH MALUR
1800 DIAGONAL RD, SUITE 370
ALEXANDRIA, VA 22314

Search Results as of: 05/03/2024 03:38 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT