|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1988
|
Application #:
|
06667242
|
Filing Dt:
|
11/01/1984
|
|
Title:
|
INTERRUPT AND TRAP HANDLING IN MICROPROGRAM SEQUENCER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/1986
|
Application #:
|
06697363
|
Filing Dt:
|
02/01/1985
|
|
Title:
|
POLYMERIZABLE PLANARIZATION LAYER FOR INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1987
|
Application #:
|
06717370
|
Filing Dt:
|
03/29/1985
|
|
Title:
|
METHOD OF FABRICATING TITANIUM SILICIDE GATE ELECTRODES AND INTERCONNECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1987
|
Application #:
|
06728053
|
Filing Dt:
|
04/29/1985
|
|
Title:
|
METHOD OF MAKING A PACKAGE UTILIZING A SELF-ALIGNING PHOTOEXPOSURE PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1989
|
Application #:
|
06747079
|
Filing Dt:
|
06/19/1985
|
|
Title:
|
HIGH THROUGHPUT EXTENDED-PRECISION MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1987
|
Application #:
|
06760712
|
Filing Dt:
|
07/30/1985
|
|
Title:
|
MEMORY WITH SEQUENTIAL MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1987
|
Application #:
|
06761206
|
Filing Dt:
|
07/31/1985
|
|
Title:
|
METHOD OF FORMING CONTACT PLUGS FOR PLANARIZED INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1988
|
Application #:
|
06771311
|
Filing Dt:
|
08/30/1985
|
|
Title:
|
GENERAL-PURPOSE REGISTER FILE OPTIMIZED FOR INTRAPROCEDURAL REGISTER ALLOCATION, PROCEDURE CALLS, AND MULTITASKING PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1988
|
Application #:
|
06771327
|
Filing Dt:
|
08/30/1985
|
|
Title:
|
A SYSTEM FOR PROCESSING SINGLE-CYCLE BRANCH INSTRUCTIONS IN A PIPELINE HAVING RELATIVE, ABSOLUTE, INDIRECT AND TRAP ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1987
|
Application #:
|
06779513
|
Filing Dt:
|
09/24/1985
|
|
Title:
|
CIRCUIT ARRANGEMENT FOR ZERO POINT BALANCING OF AN INTERGRATED OPERATIONAL AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1987
|
Application #:
|
06782838
|
Filing Dt:
|
10/02/1985
|
|
Title:
|
METHOD OF MAKING A PLANAR POLYSILICON BIPOLAR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1987
|
Application #:
|
06794943
|
Filing Dt:
|
11/01/1985
|
|
Title:
|
SERVO DATA DEMODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1988
|
Application #:
|
06803351
|
Filing Dt:
|
12/02/1985
|
|
Title:
|
CRC CALCULATION APPARATUS HAVING REDUCED OUTPUT BUS SIZE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1989
|
Application #:
|
06805158
|
Filing Dt:
|
12/04/1985
|
|
Title:
|
METHOD AND APPARATUS FOR RESETTING A VIDEO SRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1988
|
Application #:
|
06810820
|
Filing Dt:
|
12/18/1985
|
|
Title:
|
METHODS FOR RECEIVING AND CONVERTING HIGH SPEED SERIAL DATA PATTERN INPUT SIGNALS TO PARALLEL DATA PATTERN OUTPUTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1987
|
Application #:
|
06810950
|
Filing Dt:
|
12/18/1985
|
|
Title:
|
APPARATUS AND ASSOCIATED METHODS FOR CONVERTING SERIAL DATA PATTERN SIGNALS TRANSMITTED OR SUITABLE FOR TRANSMISSION OVER A HIGH SPEED SYNCHRONOUS SERIAL TRANSMISSION MEDIA, TO PARALLEL PATTERN OUTPUT SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1987
|
Application #:
|
06831039
|
Filing Dt:
|
02/19/1986
|
|
Title:
|
HIGH SPEED COMPARATOR HAVING CONTROLLED HYSTERESIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/1988
|
Application #:
|
06835078
|
Filing Dt:
|
02/28/1986
|
|
Title:
|
TAG BUFFER WITH TESTING CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1987
|
Application #:
|
06844908
|
Filing Dt:
|
03/27/1986
|
|
Title:
|
PROCESS FOR ISOLATION USING SELF-ALIGNED DIFFUSION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/1990
|
Application #:
|
06847807
|
Filing Dt:
|
04/03/1986
|
|
Title:
|
APPARATUS AND METHODOLOGY FOR AUTOMATED FILLING OF COMPLEX POLYGONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/1990
|
Application #:
|
06853586
|
Filing Dt:
|
04/18/1986
|
|
Title:
|
METHOD AND APPARATUS FOR ADDRESSING VIDEO RAMS AND REFRESHING A VIDEO MONITOR WITH A VARIABLE RESOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1987
|
Application #:
|
06856730
|
Filing Dt:
|
04/28/1986
|
|
Title:
|
RATE-OF-CHANGE SIGNAL GENERATOR USING SAMPLING TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/1988
|
Application #:
|
06864690
|
Filing Dt:
|
05/19/1986
|
|
Title:
|
MULTIPLE PORT MEMORY ARRAY DEVICE INCLUDING IMPROVED TIMING AND ASSOCIATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1988
|
Application #:
|
06866528
|
Filing Dt:
|
05/23/1986
|
|
Title:
|
IMPROVED CHIP ON BOARD PACKAGE FOR INTEGRATED CIRCUIT DEVICES USING PRINTED CIRCUIT BOARDS AND MEANS FOR CONVEYING THE HEAT TO THE OPPOSITE SIDE OF THE PACKAGE FROM THE CHIP MOUNTING SIDE TO PERMIT THE HEAT TO DISSIPATE THEREFORM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1987
|
Application #:
|
06878093
|
Filing Dt:
|
06/24/1986
|
|
Title:
|
METALLIZATION TECHNIQUE FOR INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/1988
|
Application #:
|
06891074
|
Filing Dt:
|
07/28/1986
|
|
Title:
|
INFO-1 DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1989
|
Application #:
|
06897685
|
Filing Dt:
|
08/18/1986
|
|
Title:
|
WALLED SLOT DEVICES AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/1988
|
Application #:
|
06900965
|
Filing Dt:
|
08/27/1986
|
|
Title:
|
TEMPERATURE COMPENSATED HIGH PERFORMANCE HYSTERESIS BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1989
|
Application #:
|
06904540
|
Filing Dt:
|
09/05/1986
|
|
Title:
|
ADAPTIVE THRESHOLD SAMPLING CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/1990
|
Application #:
|
06936193
|
Filing Dt:
|
12/01/1986
|
|
Title:
|
METHODS AND APPARATUS FOR OPTIMIZING INSTRUCTION PROCESSING IN COMPUTER SYSTEMS EMPLOYING A COMBINATION OF INSTRUCTION CACHE AND HIGH SPEED CONSECUTIVE TRANSFER MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/1989
|
Application #:
|
06942472
|
Filing Dt:
|
12/16/1986
|
|
Title:
|
METHODS AND APPARATUS FOR PROVIDING A USER ORIENTED MICROPROCESSOR TEST INTERFACE FOR A COMPLEX, SINGLE CHIP, GENERAL PURPOSE CENTRAL PROCESSING UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/1988
|
Application #:
|
07021960
|
Filing Dt:
|
03/05/1987
|
|
Title:
|
AUTOMATIC UNLOADING MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1989
|
Application #:
|
07042402
|
Filing Dt:
|
04/24/1987
|
|
Title:
|
TITANIUM NITRIDE AS AN ANTIREFLECTION COATING ON HIGHLY REFLECTIVE LAYERS FOR PHOTOLITHOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/1990
|
Application #:
|
07072955
|
Filing Dt:
|
07/15/1987
|
|
Title:
|
RECEIVER SYNCHRONIZATION IN ENCODER/DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1989
|
Application #:
|
07091685
|
Filing Dt:
|
08/31/1987
|
|
Title:
|
NON-LINEAR AMPLIFIER FOR DIGITAL NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/1989
|
Application #:
|
07104197
|
Filing Dt:
|
10/02/1987
|
|
Title:
|
PROCESS FOR PATTERNING FILMS IN MANUFACTURE OF INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/1990
|
Application #:
|
07104722
|
Filing Dt:
|
10/02/1987
|
|
Title:
|
INPUT/OUTPUT CONTROLLER INCORPORATING ADDRESS MAPPED INPUT/OUTPUT WINDOWS AND READ AHEAD/WRITE BEHIND CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1989
|
Application #:
|
07119260
|
Filing Dt:
|
11/04/1987
|
|
Title:
|
SILICIDE CONTACT PLUG FORMATION TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1991
|
Application #:
|
07146009
|
Filing Dt:
|
01/20/1988
|
|
Title:
|
ORGANIZATION OF AN INTEGRATED CACHE UNIT FOR FLEXIBLE USAGE IN CACHE SYSTEM DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/1990
|
Application #:
|
07181626
|
Filing Dt:
|
04/14/1988
|
|
Title:
|
DIAGNOSTIC CIRCUIT FOR DIGITAL SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1989
|
Application #:
|
07193312
|
Filing Dt:
|
05/11/1988
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY ARRAY WITH MASKABLE AND RESETTABLE BITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/1990
|
Application #:
|
07193478
|
Filing Dt:
|
05/12/1988
|
|
Title:
|
METHOD OF PLANARIZATION OF TOPOLOGIES IN INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1989
|
Application #:
|
07212213
|
Filing Dt:
|
06/24/1988
|
|
Title:
|
COUNTER TESTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1991
|
Application #:
|
07242144
|
Filing Dt:
|
09/09/1988
|
|
Title:
|
METHOD OF MAKING A HIGH PERFORMANCE MOS DEVICE HAVING BOTH P- AND N- LDD REGIONS USING SINGLE PHOTORESIST MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1991
|
Application #:
|
07242744
|
Filing Dt:
|
09/09/1988
|
|
Title:
|
FLY-BY DATA TRANSFER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/1990
|
Application #:
|
07337995
|
Filing Dt:
|
04/13/1989
|
|
Title:
|
METHOD OF MAKING SELF-ALIGNED, PLANARIZED CONTACTS FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/1990
|
Application #:
|
07346248
|
Filing Dt:
|
05/01/1989
|
|
Title:
|
SELF-ALIGNED INTERCONNECTS FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1991
|
Application #:
|
07346424
|
Filing Dt:
|
05/01/1989
|
|
Title:
|
SELF-ALIGNED INTERCONNECTS FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1991
|
Application #:
|
07352708
|
Filing Dt:
|
05/11/1989
|
|
Title:
|
SELF-ALIGNED SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1992
|
Application #:
|
07361870
|
Filing Dt:
|
06/06/1989
|
|
Title:
|
SYSTEM FOR REDUCING DELAY FOR EXECUTION SUBSEQUENT TO CORRECTLY PREDICTED BRANCH INSTRUCTION USING FETCH INFORMATION STORED WITH EACH BLOCK OF INSTRUCTIONS IN CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1991
|
Application #:
|
07482180
|
Filing Dt:
|
02/20/1990
|
|
Title:
|
WAFER PROCESSING CASSETTE HANDLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1992
|
Application #:
|
07529362
|
Filing Dt:
|
05/29/1990
|
|
Title:
|
MEMORY MANAGEMENT SYSTEM AND METHOD FOR NETWORK CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1993
|
Application #:
|
07529363
|
Filing Dt:
|
05/29/1990
|
|
Title:
|
CONFIGURATION OF SRAMS AS LOGICAL FIFOS FOR TRANSMIT AND RECEIVE OF PACKET DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1993
|
Application #:
|
07577918
|
Filing Dt:
|
08/31/1990
|
|
Title:
|
A GENERAL KEYBOARD INTERFACE FOR OPERATING WITH TWO TYPES OF KEYBOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1991
|
Application #:
|
07587286
|
Filing Dt:
|
09/24/1990
|
|
Title:
|
SELF-ALIGNED SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1992
|
Application #:
|
07590544
|
Filing Dt:
|
09/27/1990
|
|
Title:
|
SELF-ALIGNED, PLANARIZED CONTACTS FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/1994
|
Application #:
|
07650625
|
Filing Dt:
|
02/05/1991
|
|
Title:
|
SURFACE PLANARIZING METHODS FOR INTEGRATED CIRCUIT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
07659861
|
Filing Dt:
|
02/22/1991
|
|
Title:
|
SYSTEM FOR PERFORMING FAST DATA ACCESSING IN MULTIPLY/ACCUMULATE OPERATIONS WHILE USING A VRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1993
|
Application #:
|
07837536
|
Filing Dt:
|
02/14/1992
|
|
Title:
|
METHOD OF FABRICATING FIELD EFFECT TRANSISTORS HAVING LIGHTLY DOPED DRAIN REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1993
|
Application #:
|
07881002
|
Filing Dt:
|
05/07/1992
|
|
Title:
|
OPTIMIZING DOPING CONTROL IN SHORT CHANNEL MOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/1996
|
Application #:
|
07883748
|
Filing Dt:
|
05/15/1992
|
|
Title:
|
A NETWORK CONTROLLER WITH MEMORY REQUEST AND ACKNOWLEDGEMENT SIGNALS AND A NETWORK ADAPTER THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/1995
|
Application #:
|
07922897
|
Filing Dt:
|
07/31/1992
|
|
Title:
|
VOID FREE OXIDE FILL FOR INTERCONNECT SPACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08024819
|
Filing Dt:
|
03/01/1993
|
|
Title:
|
PROGRAMMABLE SEQUENCER HAVING INTERNAL COMPONENTS WHICH ARE MICROPROCESSOR READ/WRITE INTERFACABLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/1994
|
Application #:
|
08053797
|
Filing Dt:
|
04/26/1993
|
|
Title:
|
REPEATER SECURITY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/1994
|
Application #:
|
08054324
|
Filing Dt:
|
04/28/1993
|
|
Title:
|
METHOD FOR ACHIEVING AN ULTRA-RELIABLE THIN OXIDE USING A NITROGEN ANNEAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
08095147
|
Filing Dt:
|
07/20/1993
|
|
Title:
|
DEVICE FOR REDUCING PLASMA ETCH DAMAGE AND METHOD FOR MANUFACTURING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/1995
|
Application #:
|
08103980
|
Filing Dt:
|
08/09/1993
|
|
Title:
|
APPARATUS AND METHOD FOR REMOVING DEPOSITS FROM AN APCVD SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/1994
|
Application #:
|
08119903
|
Filing Dt:
|
09/10/1993
|
|
Title:
|
SELECTIVE PLANARIZATION METHOD USING REGELATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/1997
|
Application #:
|
08122922
|
Filing Dt:
|
09/17/1993
|
|
Title:
|
BRANCH PREDICTION CACHE WITH MULTIPLE ENTRIES FOR RETURNS HAVING MULTIPLE CALLERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1999
|
Application #:
|
08125336
|
Filing Dt:
|
09/22/1993
|
|
Title:
|
INTERRUPT CONTROLLER WITH EXTERNAL IN-SERVICE INDICATION FOR POWER MANAGEMENT WITHIN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
08125406
|
Filing Dt:
|
09/22/1993
|
|
Title:
|
SYSTEM AND METHOD FOR RE-STARTING A PERIPHERAL BUS CLOCK SIGNAL AND REQUESTING MASTERSHIP OF A PERIPHERAL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1995
|
Application #:
|
08125421
|
Filing Dt:
|
09/22/1993
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR GATE ELECTRODE WITH FLUORINE MIGRATION BARRIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1995
|
Application #:
|
08127941
|
Filing Dt:
|
09/28/1993
|
|
Title:
|
PROGRAMMABLE SEMICONDUCTOR WAFER FOR SENSING, RECORDING AND RETRIEVING FABRICATION PROCESS CONDITIONS TO WHICH THE WAFER IS EXPOSED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/1994
|
Application #:
|
08131194
|
Filing Dt:
|
10/01/1993
|
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR HAVING SELECTIVELY ENHANCED FIELD OXIDE AREAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08145375
|
Filing Dt:
|
10/29/1993
|
|
Title:
|
SYSTEM FOR PERFORMING I/O ACCESS AND MEMORY ACCESS BY DRIVING ADDRESS OF DMA CONFIGURATION REGISTERS AND MEMORY ADDRESS STORED THEREIN RESPECTIVELY ON LOCAL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08145376
|
Filing Dt:
|
10/29/1993
|
|
Title:
|
COMPUTER SYSTEM SELECTING BYTE LANE FOR A PERIPHERAL DEVICE DURING I/O ADDRESSING TECHNIQUE OF DISABLING NON-PARTICIPATING PERIPHERALS BY DRIVING AN ADDRESS WITHIN A RANGE ON THE LOCAL BUS IN A DMA CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/1997
|
Application #:
|
08164246
|
Filing Dt:
|
12/09/1993
|
|
Title:
|
COMPUTER MEMORY ARCHITECTURE INCLUDING A REPLACEMENT CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1996
|
Application #:
|
08190647
|
Filing Dt:
|
02/02/1994
|
|
Title:
|
HIGH PERFORMANCE INTEGRATED PROCESSOR ARCHITECTURE INCLUDING A SUB-BUS CONTROL UNIT FOR GENERATING SIGNALS TO CONTROL A SECONDARY, NON-MULTIPLEXED EXTERNAL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08194985
|
Filing Dt:
|
11/08/1993
|
|
Title:
|
A METHOD FOR PRODUCING A SEMICONDUCTOR GATE CONDUCTOR HAVING AN IM- PURITY MIGRATION BARRIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08223348
|
Filing Dt:
|
04/05/1994
|
|
Title:
|
METHOD AND SYSTEM FOR GENERATING PRODUCT PERFORMANCE HISTORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08233563
|
Filing Dt:
|
04/26/1994
|
|
Title:
|
MIXED INTEGER / FLOATING POINT PROCESSOR CORE FOR A SUPERSCALAR MICROPROCESSOR WITH A PLURALITY OF OPERAND BUSES FOR TRANSFERRING OPERAND SEGMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08233567
|
Filing Dt:
|
04/26/1994
|
|
Title:
|
DEPENDENCY CHECKING AND FORWARDING OF VARIABLE WIDTH OPERANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
08236853
|
Filing Dt:
|
05/02/1994
|
|
Title:
|
LINE INTERFACE DEVICE FOR FAST-PACKET SWITCHING NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08241847
|
Filing Dt:
|
05/12/1994
|
|
Title:
|
SELECTIVE PLANARIZATION APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08246673
|
Filing Dt:
|
05/20/1994
|
|
Title:
|
COMPUTER SYSTEM EMPLOYING A CONTROL SIGNAL INDICATIVE OF WHETHER ADDRESS IS WITHIN ADDRESS SPACE OF DEVICES ON PROCESSOR LOCAL BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08247247
|
Filing Dt:
|
05/23/1994
|
|
Title:
|
PROCESSING UNIT WITH PROGRAMMABLE MIS-ALIGNED BYTE ADDRESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
08248625
|
Filing Dt:
|
05/24/1994
|
|
Title:
|
SYSTEM AND METHOD FOR USING A MEMORY MANAGEMENT UNIT TO REDUCE MEMORY REQUIREMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08251799
|
Filing Dt:
|
05/31/1994
|
|
Title:
|
INTERRUPT CASCADING AND PRIORITY CONFIGURATION FOR A SYMMETRICAL MULTIPROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/1996
|
Application #:
|
08251843
|
Filing Dt:
|
05/31/1994
|
|
Title:
|
INTERRUPT CONTROL ARCHITECTURE FOR SYMMETRICAL MULTIPROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1996
|
Application #:
|
08251849
|
Filing Dt:
|
05/31/1994
|
|
Title:
|
INTERRUPT HANDLING MECHANISM TO PREVENT SPURIOUS INTERRUPTS IN A SYMMETRICAL MULTIPROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08252029
|
Filing Dt:
|
06/01/1994
|
|
Title:
|
SUPERSCALAR MICROPROCESSOR INCLUDING FLAG OPERAND RENAMING AND FORWARDING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/1996
|
Application #:
|
08252030
|
Filing Dt:
|
06/01/1994
|
|
Title:
|
PROGRAM COUNTER UPDATE MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08252086
|
Filing Dt:
|
05/31/1994
|
|
Title:
|
SYSTEM MANAGEMENT INTERRUPT MECHANISM WITHIN A SYMMETRICAL MULTIPROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08252303
|
Filing Dt:
|
06/01/1994
|
|
Title:
|
FLOATING POINT STACK AND EXCHANGE INSTRUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08252308
|
Filing Dt:
|
06/01/1994
|
|
Title:
|
RESYNCHRONIZATION OF A SUPERSCALAR PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/1995
|
Application #:
|
08258330
|
Filing Dt:
|
06/10/1994
|
|
Title:
|
GERMANIUM IMPLANT FOR USE WITH ULTRA-SHALLOW JUNCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1995
|
Application #:
|
08258542
|
Filing Dt:
|
06/10/1994
|
|
Title:
|
METHOD FOR LOW ENERGY IMPLANTATION OF ARGON TO CONTROL TITANIUM SILICIDE FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1995
|
Application #:
|
08259971
|
Filing Dt:
|
06/17/1994
|
|
Title:
|
BAR CODE RECIPE SELECTION SYSTEM USING WORKSTATION CONTROLLERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08268719
|
Filing Dt:
|
06/30/1994
|
|
Title:
|
DIE IDENTIFIER AND DIE INDENTIFICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08274222
|
Filing Dt:
|
07/13/1994
|
|
Title:
|
SUB-BUS ACTIVITY DETECTION TECHNIQUE FOR POWER MANAGEMENT WITHIN A COMPUTER SYSTEM
|
|
