skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:023220/0637   Pages: 6
Recorded: 09/15/2009
Attorney Dkt #:NTC-P0268-USA 49 CASES
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 49
1
Patent #:
Issue Dt:
12/12/1995
Application #:
08427941
Filing Dt:
04/25/1995
Title:
METHOD FOR OPTIMIZING THERMAL BUDGETS IN FABRICATING SEMICONDUCTORS
2
Patent #:
Issue Dt:
07/08/1997
Application #:
08559511
Filing Dt:
11/15/1995
Title:
METHOD FOR OPTIMIZING THERMAL BUDGETS IN FABRICATING SEMICONDUCTORS
3
Patent #:
Issue Dt:
08/11/1998
Application #:
08666617
Filing Dt:
06/18/1996
Title:
VOLTAGE GENERATOR FOR ANTIFUSE PROGRAMMING
4
Patent #:
Issue Dt:
06/08/1999
Application #:
08838010
Filing Dt:
04/22/1997
Title:
SELF-TEST OF A MEMORY DEVICE
5
Patent #:
Issue Dt:
08/10/1999
Application #:
08886195
Filing Dt:
07/01/1997
Title:
METHOD AND APPARATUS FOR MEMORY ARRAY COMPRESSED DATA TESTING
6
Patent #:
Issue Dt:
11/28/2000
Application #:
08906754
Filing Dt:
08/05/1997
Title:
MEMORY REPAIR
7
Patent #:
Issue Dt:
04/20/1999
Application #:
08911667
Filing Dt:
08/14/1997
Title:
CIRCUIT AND METHOD FOR MEMORY DEVICE WITH DEFECT CURRENT ISOLATION
8
Patent #:
Issue Dt:
02/26/2002
Application #:
08950319
Filing Dt:
10/14/1997
Title:
POROUS SILICON OXYCARBIDE INTEGRATED CIRCUIT INSULATOR
9
Patent #:
Issue Dt:
09/07/1999
Application #:
09026603
Filing Dt:
02/20/1998
Title:
TWISTED GLOBAL COLUMN DECODER
10
Patent #:
Issue Dt:
12/19/2000
Application #:
09033064
Filing Dt:
02/28/1998
Title:
METHOD OF FORMING HIGH-K OXYGEN-CONTAINING DIELECTRIC LAYERS INCLUDING MANUFACTURE OF CAPACITORS AND DRAM CELLS
11
Patent #:
Issue Dt:
09/04/2001
Application #:
09128859
Filing Dt:
08/04/1998
Title:
COPPER METALLURGY IN INTEGRATED CIRCUITS
12
Patent #:
Issue Dt:
07/24/2001
Application #:
09135474
Filing Dt:
08/17/1998
Title:
A PROCESS FOR MAKING AN ISOLATION STRUCTURE
13
Patent #:
Issue Dt:
09/12/2000
Application #:
09237362
Filing Dt:
01/26/1999
Title:
CIRCUIT AND METHOD FOR MEMORY DEVICE WITH DEFECT CURRENT ISOLATION
14
Patent #:
Issue Dt:
03/21/2000
Application #:
09261607
Filing Dt:
02/26/1999
Title:
CIRCUIT AND METHOD FOR MEMORY DEVICE WITH DEFECT CURRENT ISOLATION
15
Patent #:
Issue Dt:
04/17/2001
Application #:
09291127
Filing Dt:
04/13/1999
Title:
METHODS OF MANUFACTURING ELECTRODE AND CAPACITOR STRUCTURES FOR A SEMICONDUCTOR DEVICE
16
Patent #:
Issue Dt:
03/18/2003
Application #:
09352352
Filing Dt:
07/13/1999
Title:
TEST AND OBSERVE MODE FOR EMBEDDED MEMORY
17
Patent #:
Issue Dt:
08/29/2000
Application #:
09362076
Filing Dt:
07/27/1999
Title:
TWISTED GLOBAL COLUMN DECODER
18
Patent #:
Issue Dt:
02/18/2003
Application #:
09383804
Filing Dt:
08/26/1999
Title:
MOSFET TECHNOLOGY FOR PROGRAMMABLE ADDRESS DECODE AND CORRECTION
19
Patent #:
Issue Dt:
06/04/2002
Application #:
09389294
Filing Dt:
09/02/1999
Title:
REDUCTION OF SHORTS AMONG ELECTRICAL CELLS FORMED ON A SEMICONDUCTOR SUBSTRATE
20
Patent #:
Issue Dt:
06/22/2004
Application #:
09476558
Filing Dt:
01/03/2000
Title:
ANTIREFLECTIVE COATING LAYER
21
Patent #:
Issue Dt:
11/06/2001
Application #:
09517029
Filing Dt:
03/02/2000
Publication #:
Pub Dt:
11/08/2001
Title:
Porous silicon oxycarbide integrated circuit insulator
22
Patent #:
Issue Dt:
11/28/2000
Application #:
09528400
Filing Dt:
03/20/2000
Title:
Circuit and method for memory device with defect current isolation
23
Patent #:
Issue Dt:
11/12/2002
Application #:
09583439
Filing Dt:
05/31/2000
Title:
TWISTED GLOBAL COLUMN DECODER
24
Patent #:
Issue Dt:
09/30/2003
Application #:
09631264
Filing Dt:
08/02/2000
Title:
PHOTOLITHOGRAPHY METHOD USING AN ANTIREFLECTIVE COATING
25
Patent #:
Issue Dt:
12/25/2001
Application #:
09645577
Filing Dt:
08/25/2000
Title:
Equilibration/pre-charge circuit for a memory device
26
Patent #:
Issue Dt:
10/09/2001
Application #:
09648921
Filing Dt:
08/25/2000
Title:
Antifuse method to repair columns in a prefetched output memory architecture
27
Patent #:
Issue Dt:
04/16/2002
Application #:
09651630
Filing Dt:
08/30/2000
Title:
Clock-delayed pseudo-nmos domino logic
28
Patent #:
Issue Dt:
06/03/2003
Application #:
09651639
Filing Dt:
08/30/2000
Title:
MID ARRAY ISOLATE CIRCUIT LAYOUT
29
Patent #:
Issue Dt:
02/12/2002
Application #:
09654997
Filing Dt:
08/31/2000
Title:
CAPACITOR AND ELECTRODE STRUCTURES FOR A SEMICONDUCTOR DEVICE
30
Patent #:
Issue Dt:
12/16/2003
Application #:
09805913
Filing Dt:
03/15/2001
Publication #:
Pub Dt:
09/19/2002
Title:
IMPROVED METAL WIRING PATTERN FOR MEMORY DEVICES
31
Patent #:
Issue Dt:
10/12/2004
Application #:
09909532
Filing Dt:
07/20/2001
Publication #:
Pub Dt:
04/25/2002
Title:
POROUS SILICON OXYCARBIDE INTEGRATED CIRCUIT INSULATOR
32
Patent #:
Issue Dt:
07/02/2002
Application #:
09911580
Filing Dt:
07/24/2001
Publication #:
Pub Dt:
11/22/2001
Title:
ISOLATION STRUCTURE AND PROCESS THEREFOR
33
Patent #:
Issue Dt:
03/02/2004
Application #:
09924659
Filing Dt:
08/08/2001
Publication #:
Pub Dt:
03/07/2002
Title:
MOSFET TECHNOLOGY FOR PROGRAMMABLE ADDRESS DECODE AND CORRECTION
34
Patent #:
Issue Dt:
09/02/2003
Application #:
09946055
Filing Dt:
09/04/2001
Publication #:
Pub Dt:
01/17/2002
Title:
COPPER METALLURGY IN INTEGRATED CIRCUITS
35
Patent #:
Issue Dt:
09/02/2003
Application #:
10003522
Filing Dt:
10/31/2001
Publication #:
Pub Dt:
08/08/2002
Title:
ANTIREFLECTIVE COATING LAYER
36
Patent #:
Issue Dt:
03/23/2004
Application #:
10083051
Filing Dt:
02/26/2002
Publication #:
Pub Dt:
06/27/2002
Title:
POROUS SILICON OXYCARBIDE INTEGRATED CIRCUIT INSULATOR
37
Patent #:
Issue Dt:
03/30/2004
Application #:
10229555
Filing Dt:
08/28/2002
Publication #:
Pub Dt:
01/16/2003
Title:
MID ARRAY ISOLATE CIRCUIT LAYOUT
38
Patent #:
Issue Dt:
08/30/2005
Application #:
10230928
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
03/04/2004
Title:
GATE DIELECTRIC ANTIFUSE CIRCUIT TO PROTECT A HIGH-VOLTAGE TRANSISTOR
39
Patent #:
Issue Dt:
06/22/2004
Application #:
10231389
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
03/04/2004
Title:
WORD LINE DRIVER FOR NEGATIVE VOLTAGE
40
Patent #:
Issue Dt:
05/03/2005
Application #:
10231626
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
03/04/2004
Title:
METHOD AND CIRCUIT FOR REDUCING DRAM REFRESH POWER BY REDUCING ACCESS TRANSISTOR SUB THRESHOLD LEAKAGE
41
Patent #:
Issue Dt:
10/26/2004
Application #:
10232953
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
03/04/2004
Title:
SYSTEM AND METHOD FOR NEGATIVE WORD LINE DRIVER CIRCUIT
42
Patent #:
Issue Dt:
04/27/2004
Application #:
10233997
Filing Dt:
08/29/2002
Publication #:
Pub Dt:
03/04/2004
Title:
DRIVING A DRAM SENSE AMPLIFIER HAVING LOW THRESHOLD VOLTAGE PMOS TRANSISTORS
43
Patent #:
Issue Dt:
08/07/2007
Application #:
10696971
Filing Dt:
10/30/2003
Publication #:
Pub Dt:
08/05/2004
Title:
DATA COMPRESSION READ MODE FOR MEMORY TESTING
44
Patent #:
Issue Dt:
06/21/2005
Application #:
10763136
Filing Dt:
01/22/2004
Publication #:
Pub Dt:
08/05/2004
Title:
PROGRAMMABLE MEMORY CELL USING CHARGE TRAPPING IN A GATE OXIDE
45
Patent #:
Issue Dt:
02/21/2006
Application #:
10783976
Filing Dt:
02/20/2004
Publication #:
Pub Dt:
12/09/2004
Title:
DRIVING A DRAM SENSE AMPLIFIER HAVING LOW THRESHOLD VOLTAGE PMOS TRANSISTORS
46
Patent #:
Issue Dt:
04/10/2007
Application #:
10860881
Filing Dt:
06/03/2004
Publication #:
Pub Dt:
11/04/2004
Title:
SYSTEM AND METHOD FOR NEGATIVE WORD LINE DRIVER CIRCUIT
47
Patent #:
Issue Dt:
05/02/2006
Application #:
10926357
Filing Dt:
08/26/2004
Publication #:
Pub Dt:
03/02/2006
Title:
DUAL STAGE DRAM MEMORY EQUALIZATION
48
Patent #:
Issue Dt:
09/05/2006
Application #:
10931366
Filing Dt:
08/31/2004
Publication #:
Pub Dt:
02/10/2005
Title:
GATE DIELECTRIC ANTIFUSE CIRCUIT TO PROTECT A HIGH-VOLTAGE TRANSISTOR
49
Patent #:
Issue Dt:
04/04/2006
Application #:
11040959
Filing Dt:
01/19/2005
Publication #:
Pub Dt:
06/30/2005
Title:
METHOD AND CIRCUIT FOR REDUCING DRAM REFRESH POWER BY REDUCING ACCESS TRANSISTOR SUB THRESHOLD LEAKAGE
Assignor
1
Exec Dt:
06/05/2009
Assignee
1
HWA-YA TECHNOLOGY PARK 669, FUHSING 3 RD., KUEISHAN
TAO-YUAN HSIEN, TAIWAN
Correspondence name and address
WINSTON HSU
P.O.BOX 506
MERRIFIELD, VA 22116

Search Results as of: 05/14/2024 05:15 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT