Total properties:
26
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10769286
|
Filing Dt:
|
01/30/2004
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
SECURITY MEMORY CARD AND PRODUCTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
11079889
|
Filing Dt:
|
03/14/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH A CONTROL INPUT THAT CAN BE DISABLED
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11081085
|
Filing Dt:
|
03/15/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
METHOD FOR OPERATING A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11081086
|
Filing Dt:
|
03/15/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
NON-VOLATILE MEMORY CARD WITH AUTARKIC CHRONOMETER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11127022
|
Filing Dt:
|
05/11/2005
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY AND METHOD FOR WRITING DATA INTO A NON-VOLATILE SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11135611
|
Filing Dt:
|
05/23/2005
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
Title:
|
METHOD AND APPARATUS FOR ADAPTING CIRCUIT COMPONENTS OF A MEMORY MODULE TO CHANGING OPERATING CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11141255
|
Filing Dt:
|
05/31/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
METHOD OF PROGRAMMING OF A NON-VOLATILE MEMORY CELL COMPRISING STEPS OF APPLYING CONSTANT VOLTAGE AND THEN CONSTANT CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11166788
|
Filing Dt:
|
06/24/2005
|
Publication #:
|
|
Pub Dt:
|
12/28/2006
| | | | |
Title:
|
MEMORY DEVICE AND METHOD FOR OPERATING THE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
11172367
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
METHOD AND APPARATUS FOR SENSING A STATE OF A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
11179345
|
Filing Dt:
|
07/12/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
NON-VOLATILE MEMORY CELL DEVICE, PROGRAMMING ELEMENT AND METHOD FOR PROGRAMMING DATA INTO A PLURALITY OF NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11179358
|
Filing Dt:
|
07/12/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
COLUMN REDUNDANCY REUSE IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11181387
|
Filing Dt:
|
07/13/2005
|
Publication #:
|
|
Pub Dt:
|
01/18/2007
| | | | |
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11192981
|
Filing Dt:
|
07/29/2005
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE BASED ON LEAD-ON-CHIP ARCHITECTURE, THE FABRICATION THEREOF AND A LEADFRAME FOR IMPLEMENTING IN A SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
11200504
|
Filing Dt:
|
08/09/2005
|
Publication #:
|
|
Pub Dt:
|
02/15/2007
| | | | |
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY AND METHOD FOR READING A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11229003
|
Filing Dt:
|
09/16/2005
|
Publication #:
|
|
Pub Dt:
|
03/22/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR WRITING DATA INTO THE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11240659
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY AND METHOD FOR OPERATING A SEMICONDUCTOR MEMORY COMPRISING A PLURALITY OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2008
|
Application #:
|
11241817
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
MEMORY DEVICE AND METHOD FOR OPERATING A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11287462
|
Filing Dt:
|
11/23/2005
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR OPERATING A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11291081
|
Filing Dt:
|
11/30/2005
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A REDUNDANCY INFORMATION MEMORY DIRECTLY CONNECTED TO A REDUNDANCY CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
11292948
|
Filing Dt:
|
12/02/2005
|
Publication #:
|
|
Pub Dt:
|
06/07/2007
| | | | |
Title:
|
PROCESSING ARRANGEMENT, MEMORY CARD DEVICE AND METHOD FOR OPERATING AND MANUFACTURING A PROCESSING ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2009
|
Application #:
|
11402649
|
Filing Dt:
|
04/12/2006
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
METHOD FOR PROGRAMMING A BLOCK OF MEMORY CELLS, NON-VOLATILE MEMORY DEVICE AND MEMORY CARD DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11443493
|
Filing Dt:
|
05/30/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
INTEGRATED MEMORY DEVICE AND METHOD FOR ITS TESTING AND MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
11473519
|
Filing Dt:
|
06/23/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
VOLTAGE GENERATOR CIRCUIT, METHOD FOR PROVIDING AN OUTPUT VOLTAGE AND ELECTRONIC MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2008
|
Application #:
|
11485185
|
Filing Dt:
|
07/12/2006
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
MEMORY ARRAY ARCHITECTURE AND METHOD FOR HIGH-SPEED DISTRIBUTION MEASUREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
11541393
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
DEVICE WITH MEMORY AND METHOD OF OPERATING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11593444
|
Filing Dt:
|
11/06/2006
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
MEMORY DEVICE ARCHITECTURE AND METHOD FOR IMPROVED BITLINE PRE-CHARGE AND WORDLINE TIMING
|
|