Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 023972/0705 | |
| Pages: | 2 |
| | Recorded: | 02/23/2010 | | |
Attorney Dkt #: | OKI.1020 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12710377
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT TEST METHOD
|
|
Assignee
|
|
|
550-1 HIGASHIASAKAWA-CHO HACHIOUJI-SHI |
TOKYO, JAPAN 193-8550 |
|
Correspondence name and address
|
|
VOLENTINE & WHITT, PLLC
|
|
11951 FREEDOM DRIVE, SUITE 1260
|
|
RESTON, VA 20190
|
Search Results as of:
05/21/2024 02:26 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|