skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:024094/0429   Pages: 8
Recorded: 03/17/2010
Attorney Dkt #:35525
Conveyance: SECURITY AGREEMENT
Total properties: 14
1
Patent #:
NONE
Issue Dt:
Application #:
11931994
Filing Dt:
10/31/2007
Publication #:
Pub Dt:
04/30/2009
Title:
SEMICONDUCTOR COMPONENT AND METHOD OF MANUFACTURE
2
Patent #:
Issue Dt:
10/25/2011
Application #:
12281160
Filing Dt:
11/20/2008
Publication #:
Pub Dt:
06/18/2009
Title:
FLUOROCYTIDINE DERIVATIVES AND COX-2 INHIBITORS FOR THE TREATMENT OF CANCER
3
Patent #:
Issue Dt:
12/14/2010
Application #:
12574934
Filing Dt:
10/07/2009
Publication #:
Pub Dt:
02/04/2010
Title:
METHOD OF FORMING A LOW CAPACITANCE SEMICONDUCTOR DEVICE AND STRUCTURE THEREFOR
4
Patent #:
Issue Dt:
08/21/2012
Application #:
12579014
Filing Dt:
10/14/2009
Publication #:
Pub Dt:
04/14/2011
Title:
CIRCUIT HAVING SAMPLE AND HOLD FEEDBACK CONTROL AND METHOD
5
Patent #:
Issue Dt:
02/04/2014
Application #:
12614532
Filing Dt:
11/09/2009
Publication #:
Pub Dt:
05/12/2011
Title:
POWER SUPPLY CONTROLLER AND METHOD
6
Patent #:
Issue Dt:
11/02/2010
Application #:
12616453
Filing Dt:
11/11/2009
Publication #:
Pub Dt:
03/04/2010
Title:
SEMICONDUCTOR PACKAGE AND METHOD THEREFOR
7
Patent #:
Issue Dt:
05/15/2012
Application #:
12621951
Filing Dt:
11/19/2009
Publication #:
Pub Dt:
05/19/2011
Title:
CAPACITOR TEST METHOD AND CIRCUIT THEREFOR
8
Patent #:
Issue Dt:
11/01/2011
Application #:
12630621
Filing Dt:
12/03/2009
Publication #:
Pub Dt:
04/01/2010
Title:
VERTICAL MOS TRANSISTOR AND METHOD THEREFOR
9
Patent #:
Issue Dt:
03/27/2012
Application #:
12630670
Filing Dt:
12/03/2009
Publication #:
Pub Dt:
03/25/2010
Title:
METHOD OF FORMING A HIGH CAPACITANCE DIODE AND STRUCTURE THEREFOR
10
Patent #:
Issue Dt:
03/27/2012
Application #:
12632600
Filing Dt:
12/07/2009
Publication #:
Pub Dt:
06/09/2011
Title:
CIRCUIT AND METHOD FOR DETERMINING A CURRENT
11
Patent #:
Issue Dt:
09/20/2011
Application #:
12633947
Filing Dt:
12/09/2009
Publication #:
Pub Dt:
06/09/2011
Title:
METHOD OF FORMING AN INSULATED GATE FIELD EFFECT TRANSISTOR DEVICE HAVING A SHIELD ELECTRODE STRUCTURE
12
Patent #:
Issue Dt:
02/19/2013
Application #:
12639580
Filing Dt:
12/16/2009
Publication #:
Pub Dt:
06/16/2011
Title:
POWER FACTOR CONVERTER AND METHOD
13
Patent #:
Issue Dt:
10/02/2012
Application #:
12641173
Filing Dt:
12/17/2009
Publication #:
Pub Dt:
06/23/2011
Title:
POWER SUPPLY CONVERTER AND METHOD
14
Patent #:
Issue Dt:
10/30/2012
Application #:
12651118
Filing Dt:
12/31/2009
Publication #:
Pub Dt:
06/30/2011
Title:
TRANSISTOR AND METHOD THEREOF
Assignor
1
Exec Dt:
03/11/2010
Assignee
1
270 PARK AVENUE
NEW YORK, NEW YORK 10017
Correspondence name and address
IP RESEARCH PLUS, INC.
21 TADCASTER CIRCLE
ATTN: PENELOPE J.A. AGODOA
WALDORF, MD 20602

Search Results as of: 05/07/2024 05:29 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT