Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 024116/0415 | |
| Pages: | 3 |
| | Recorded: | 03/22/2010 | | |
| Attorney Dkt #: | 040373-0470 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12726853
|
Filing Dt:
|
03/18/2010
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
|
Title:
|
HOLLOW SPACE BETWEEN A CHIP AND WIRING BOARD
|
|
|
Assignee
|
|
|
|
|
| 2-1, YAESU 2-CHOME, CHUO-KU |
| TOKYO, JAPAN 104-0028 |
|
|
Correspondence name and address
|
| |
FOLEY AND LARDNER LLP
|
| |
3000 K STREET NW
|
| |
WASHINGTON, MD 20007
|
Search Results as of:
04/28/2024 03:28 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
