Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 024186/0205 | |
| Pages: | 2 |
| | Recorded: | 04/05/2010 | | |
| Attorney Dkt #: | Q118358 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12753624
|
Filing Dt:
|
04/02/2010
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2010
| | | | |
|
Title:
|
NON-INVERTING AMPLIFIER CIRCUIT, SEMICONDUCTOR INTEGRATED CIRCUIT, AND PHASE COMPENSATION METHOD OF NON-INVERTING AMPLIFIER CIRCUIT
|
|
|
Assignee
|
|
|
|
|
| 2-1, YAESU 2-CHOME |
| CHUO-KU, TOKYO, JAPAN |
|
|
Correspondence name and address
|
| |
SUGHRUE MION, PLLC
|
| |
2100 PENNSYLVANIA AVENUE, N.W.
|
| |
SUITE 800
|
| |
WASHINGTON, DC 20037
|
Search Results as of:
05/06/2024 08:17 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
