Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 024272/0606 | |
| Pages: | 4 |
| | Recorded: | 04/22/2010 | | |
Attorney Dkt #: | P-9999 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
9
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10291606
|
Filing Dt:
|
11/12/2002
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
METHOD FOR FORMING BONDING PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10318303
|
Filing Dt:
|
12/13/2002
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR PACKAGE AND SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10456565
|
Filing Dt:
|
06/09/2003
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
METHOD FOR FABRICATING CIRCUIT PATTERN OF PRINTED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10743302
|
Filing Dt:
|
12/23/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR PACKAGE AND SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
10769885
|
Filing Dt:
|
02/03/2004
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
METHOD FOR INTERCONNECTING MULTI-LAYER PRINTED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
10836219
|
Filing Dt:
|
05/03/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
METHOD FOR FORMING BONDING PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2007
|
Application #:
|
10837701
|
Filing Dt:
|
05/04/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
BONDING PADS FOR A PRINTED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10855557
|
Filing Dt:
|
05/28/2004
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
METHOD FOR MANUFACTURING PRINTED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10981778
|
Filing Dt:
|
11/05/2004
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
MULTI-LAYER PRINTED CIRCUIT BOARD AND FABRICATING METHOD THEREOF
|
|
Assignees
|
|
|
20 YEOUIDO-DONG, YEONGDEUNGPO-GU |
SEOUL, KOREA, REPUBLIC OF 150-721 |
|
|
|
33RD FLOOR, LG TWIN TOWER WEST, 20 YEOUIDO-DONG, YEONGDEUNGPO-GU |
SEOUL, KOREA, REPUBLIC OF 150-721 |
|
Correspondence name and address
|
|
KED & ASSOCIATES, LLP
|
|
P.O. BOX 221200
|
|
CHANTILLY, VA 20153-1200
|
Search Results as of:
05/02/2024 02:07 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|