Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 024286/0726 | |
| Pages: | 2 |
| | Recorded: | 04/26/2010 | | |
Attorney Dkt #: | 20725, 20730-US-PA |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
2
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08813501
|
Filing Dt:
|
03/07/1997
|
Title:
|
INTERFACE CONTROLLER INCLUDING HARDWARE MECHANISM TO HANDLE PS/2 INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
09850543
|
Filing Dt:
|
05/07/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
FLASH MEMORY PROTECTION SCHEME FOR SECURED SHARED BIOS IMPLEMENTATION IN PERSONAL COMPUTERS WITH AN EMBEDDED CONTROLLER
|
|
Assignee
|
|
|
NO.4, CREATION RD. III HSINCHU SCIENCE PARK, |
HSINCHU, TAIWAN |
|
Correspondence name and address
|
|
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE
|
|
7F.-1, NO. 100, ROOSEVELT RD., SEC. 2,
|
|
TAIPEI, 100 TAIWAN
|
Search Results as of:
05/09/2024 09:15 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|