skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:024320/0001   Pages: 128
Recorded: 04/30/2010
Conveyance: SECURITY AGREEMENT
Total properties: 297
Page 1 of 3
Pages: 1 2 3
1
Patent #:
Issue Dt:
12/17/1996
Application #:
08195666
Filing Dt:
02/03/1994
Title:
CURRENT SOURCE WITH SUPPLY CURRENT MINIMIZING
2
Patent #:
Issue Dt:
09/23/1997
Application #:
08468921
Filing Dt:
06/06/1995
Title:
SYMBOL TIMING RECOVERY BASED ON COMPLEX SAMPLE MAGNITUDE
3
Patent #:
Issue Dt:
06/30/1998
Application #:
08627930
Filing Dt:
04/03/1996
Title:
METHOD AND APPARATUS FOR TRANSLATING DIGITAL DATA INTO AN ANALOG SIGNAL
4
Patent #:
Issue Dt:
10/06/1998
Application #:
08708807
Filing Dt:
09/09/1996
Title:
QPSK/QBL-MSK WAVEFORM ENHANCEMENT
5
Patent #:
Issue Dt:
10/06/1998
Application #:
08740016
Filing Dt:
10/23/1996
Title:
RAPID SYNCHRONIZATION FOR COMMUNICATION SYSTEMS
6
Patent #:
Issue Dt:
02/09/1999
Application #:
08888539
Filing Dt:
07/07/1997
Title:
SIGNAL CONVERTER USING MULTIPLE DATA STREAMS AND METHOD THEREFOR
7
Patent #:
Issue Dt:
03/02/1999
Application #:
08912155
Filing Dt:
08/15/1997
Title:
TRELLIS CODED MODULATION COMMUNICATIONS USING PILOT BITS TO RESOLVE PHASE AMBIGUITIES
8
Patent #:
Issue Dt:
11/30/1999
Application #:
08912225
Filing Dt:
08/15/1997
Title:
ROTATIONALLY INVARIANT PRAGMATIC TRELLIS CODED DIGITAL COMMUNICATION SYSTEM AND METHOD THEREFOR
9
Patent #:
Issue Dt:
06/08/1999
Application #:
08954550
Filing Dt:
10/20/1997
Title:
PRAGMATIC ENCODER AND METHOD THEREFOR
10
Patent #:
Issue Dt:
06/20/2000
Application #:
08954762
Filing Dt:
10/20/1997
Title:
PRAGMATIC DECODER AND METHOD THEREFOR
11
Patent #:
Issue Dt:
12/21/1999
Application #:
08991385
Filing Dt:
12/16/1997
Title:
DATA COMMUNICATION SYSTEM AND METHOD THEREFOR
12
Patent #:
Issue Dt:
08/01/2000
Application #:
09048612
Filing Dt:
03/26/1998
Title:
PRAGMATIC TRELLIS-CODED MODULATION SYSTEM AND METHOD THEREFOR
13
Patent #:
Issue Dt:
05/22/2001
Application #:
09092840
Filing Dt:
06/05/1998
Title:
PRAGMATIC TRELLIS-CODED DIGITAL COMMUNICATION WITH MULTI-STAGE BRANCH METRICS
14
Patent #:
Issue Dt:
03/21/2000
Application #:
09095357
Filing Dt:
06/10/1998
Title:
RAPID SYNCHRONIZATION FOR COMMUNICATION SYSTEMS
15
Patent #:
Issue Dt:
08/15/2000
Application #:
09143230
Filing Dt:
08/28/1998
Title:
CONSTRAINED-ENVELOPE DIGITAL-COMMUNICATIONS TRANSMISSION SYSTEM AND METHOD THEREFOR
16
Patent #:
Issue Dt:
11/09/1999
Application #:
09220780
Filing Dt:
12/24/1998
Title:
DC-TO-DC CONVERTER WITH INDUCTOR CURRENT SENSING AND RELATED METHODS
17
Patent #:
Issue Dt:
11/21/2000
Application #:
09273388
Filing Dt:
03/22/1999
Title:
PHASE- NOISE COMPENSATED DIGITAL COMMUNICATION RECEIVER AND METHOD THEREFOR
18
Patent #:
Issue Dt:
05/21/2002
Application #:
09300624
Filing Dt:
04/27/1999
Title:
ROTATIONALLY INVARIANT DIGITAL COMMUNICATIONS
19
Patent #:
Issue Dt:
10/31/2000
Application #:
09350485
Filing Dt:
07/09/1999
Title:
DIGITAL TUNER
20
Patent #:
Issue Dt:
01/14/2003
Application #:
09391055
Filing Dt:
09/07/1999
Title:
DISTORTION-COMPENSATED DIGITAL COMMUNICATIONS RECEIVER AND METHOD THEREFOR
21
Patent #:
Issue Dt:
04/24/2001
Application #:
09407132
Filing Dt:
09/27/1999
Title:
COMMUNICATION SYSTEM WITH END-TO-END QUADRATURE BALANCE CONTROL
22
Patent #:
Issue Dt:
08/27/2002
Application #:
09576220
Filing Dt:
05/22/2000
Title:
DIGITAL COMMUNICATION RECEIVER WITH DIGITAL, IF, I-Q BALANCER
23
Patent #:
Issue Dt:
08/21/2001
Application #:
09591404
Filing Dt:
06/12/2000
Title:
Multi-Phase converter with balanced currents
24
Patent #:
Issue Dt:
06/12/2001
Application #:
09633316
Filing Dt:
08/07/2000
Title:
Synchronous-rectified DC to DC converter with improved current sensing
25
Patent #:
Issue Dt:
04/02/2002
Application #:
09635990
Filing Dt:
08/09/2000
Title:
Constrained-envelope transmitter and method therefor
26
Patent #:
Issue Dt:
03/26/2002
Application #:
09680877
Filing Dt:
10/06/2000
Title:
Phase-noise compensated digital communication receiver and method therefor
27
Patent #:
Issue Dt:
12/16/2003
Application #:
09717459
Filing Dt:
11/20/2000
Title:
DUAL-EDGE FUNCTION CLOCK GENERATOR AND METHOD OF DERIVING CLOCKING SIGNALS FOR EXECUTING REDUCED INSTRUCTION SEQUENCES IN A RE-PROGRAMMABLE I/O INTERFACE
28
Patent #:
Issue Dt:
10/14/2003
Application #:
09741221
Filing Dt:
12/19/2000
Publication #:
Pub Dt:
06/20/2002
Title:
OVERVOLTAGE PROTECTION CIRCUIT FOR BIDIRECTIONAL TRANSMISSION GATE
29
Patent #:
Issue Dt:
11/30/2004
Application #:
09846795
Filing Dt:
05/01/2001
Publication #:
Pub Dt:
08/23/2001
Title:
BONDED SUBSTRATE FOR AN INTEGRATED CIRCUIT CONTAINING A PLANAR INTRINSIC GETTERING ZONE
30
Patent #:
Issue Dt:
04/15/2003
Application #:
09855332
Filing Dt:
05/15/2001
Publication #:
Pub Dt:
09/13/2001
Title:
CURRENT-CONTROLLED CARRIER TRACKING FILTER FOR IMPROVED SPURIOUS SIGNAL SUPPRESSION
31
Patent #:
Issue Dt:
02/25/2003
Application #:
09862990
Filing Dt:
05/22/2001
Publication #:
Pub Dt:
07/25/2002
Title:
CURRENT LIMITING SWITCH AND RELATED METHOD
32
Patent #:
Issue Dt:
02/18/2003
Application #:
09880726
Filing Dt:
06/13/2001
Publication #:
Pub Dt:
01/30/2003
Title:
REFERENCE CURRENT/VOLTAGE GENERATOR HAVING REDUCED SENSITIVITY TO VARIATIONS IN POWER SUPPLY VOLTAGE AND TEMPERATURE
33
Patent #:
Issue Dt:
08/08/2006
Application #:
09884000
Filing Dt:
06/19/2001
Publication #:
Pub Dt:
12/19/2002
Title:
REMOTE POWER AMPLIFIER LINEARIZATION
34
Patent #:
Issue Dt:
04/22/2003
Application #:
09899332
Filing Dt:
07/03/2001
Publication #:
Pub Dt:
01/09/2003
Title:
MOS INTEGRATED CIRCUIT WITH REDUCED ON RESISTANCE
35
Patent #:
Issue Dt:
03/25/2003
Application #:
09900588
Filing Dt:
07/06/2001
Publication #:
Pub Dt:
10/24/2002
Title:
OPERATIONAL AMPLIFIER INCLUDING A RIGHT-HALF PLANE ZERO REDUCTION CIRCUIT AND RELATED METHOD
36
Patent #:
Issue Dt:
01/14/2003
Application #:
09901259
Filing Dt:
07/09/2001
Publication #:
Pub Dt:
01/16/2003
Title:
MULTISTAGE PRECISION, LOW INPUT/OUTPUT OVERHEAD, LOW POWER, HIGH OUTPUT IMPEDANCE AND LOW CROSSTALK CURRENT MIRROR
37
Patent #:
Issue Dt:
09/17/2002
Application #:
09901260
Filing Dt:
07/09/2001
Publication #:
Pub Dt:
02/21/2002
Title:
TRANSCONDUCTANCE AMPLIFIER BASED PRECISION HALF WAVE AND FULL WAVE RECTIFIER CIRCUIT
38
Patent #:
Issue Dt:
06/25/2002
Application #:
09901265
Filing Dt:
07/09/2001
Publication #:
Pub Dt:
02/21/2002
Title:
PRECISION LOW POWER OPERATIONAL AMPLIFIER WITH GAIN INVARIANT BANDWITH
39
Patent #:
Issue Dt:
05/27/2003
Application #:
09901326
Filing Dt:
07/09/2001
Publication #:
Pub Dt:
01/09/2003
Title:
TEMPERATURE-INSENSITIVE OUTPUT CURRENT LIMITER NETWORK FOR ANALOG INTEGRATED CIRCUIT
40
Patent #:
Issue Dt:
12/10/2002
Application #:
09901327
Filing Dt:
07/09/2001
Publication #:
Pub Dt:
03/28/2002
Title:
REDUCED PROPAGATION DELAY CURRENT MODE CASCADED ANALOG-TO-DIGITAL CONVERTER AND THRESHOLD BIT CELL THEREFOR
41
Patent #:
Issue Dt:
02/11/2003
Application #:
09901439
Filing Dt:
07/09/2001
Publication #:
Pub Dt:
01/09/2003
Title:
MECHANISM FOR MINIMIZING CURRENT MIRROR TRANSISTOR BASE CURRENT ERROR FOR LOW OVERHEAD VOLTAGE APPLICATIONS
42
Patent #:
Issue Dt:
01/23/2007
Application #:
09909183
Filing Dt:
07/19/2001
Publication #:
Pub Dt:
09/12/2002
Title:
SUBSCRIBER LINE INTERFACE CIRCUIT (SLIC) INCLUDING A TRANSIENT OUTPUT CURRENT LIMIT CIRCUIT AND RELATED METHOD
43
Patent #:
Issue Dt:
01/14/2003
Application #:
09915119
Filing Dt:
07/25/2001
Publication #:
Pub Dt:
02/07/2002
Title:
POWER DEVICE DRIVING CIRCUIT AND ASSOCIATED METHODS
44
Patent #:
Issue Dt:
11/25/2003
Application #:
09918208
Filing Dt:
07/30/2001
Publication #:
Pub Dt:
02/21/2002
Title:
COMPLEMENTARY METAL OXIDE SEMICONDUCTOR WITH IMPROVED SINGLE EVENT PERFORMANCE
45
Patent #:
Issue Dt:
04/27/2004
Application #:
09928821
Filing Dt:
08/13/2001
Publication #:
Pub Dt:
02/28/2002
Title:
INTEGRATED CIRCUIT WITH CURRENT SENSE CIRCUIT AND ASSOCIATED METHODS
46
Patent #:
Issue Dt:
08/05/2003
Application #:
09928857
Filing Dt:
08/13/2001
Publication #:
Pub Dt:
02/28/2002
Title:
INTEGRATED CIRCUIT WITH CURRENT-LIMITED POWER OUTPUT AND ASSOCIATED METHOD
47
Patent #:
Issue Dt:
06/04/2002
Application #:
09939191
Filing Dt:
08/24/2001
Publication #:
Pub Dt:
05/09/2002
Title:
PRECISION, LOW-POWER TRANSIMPEDANCE CIRCUIT WITH DIFFERENTIAL CURRENT SENSE INPUTS AND SINGLE ENDED VOLTAGE OUTPUT
48
Patent #:
Issue Dt:
01/23/2007
Application #:
09949736
Filing Dt:
09/10/2001
Publication #:
Pub Dt:
02/28/2002
Title:
LASER DECAPSULATION APPARATUS AND METHOD
49
Patent #:
Issue Dt:
03/15/2005
Application #:
09961613
Filing Dt:
09/24/2001
Publication #:
Pub Dt:
06/13/2002
Title:
INTEGRATED CIRCUIT HAVING A DEVICE WAFER WITH A DIFFUSED DOPED BACKSIDE LAYER
50
Patent #:
Issue Dt:
02/14/2006
Application #:
09967408
Filing Dt:
09/28/2001
Publication #:
Pub Dt:
04/03/2003
Title:
CONSTRAINED-ENVELOPE DIGITAL COMMUNICATIONS TRANSMITTER AND METHOD THEREFOR
51
Patent #:
Issue Dt:
08/09/2005
Application #:
09967419
Filing Dt:
09/28/2001
Publication #:
Pub Dt:
04/03/2003
Title:
DIGITAL TRANSMITTER WITH CONSTRAINED ENVELOPE AND SPECTRAL REGROWTH OVER A PLURALITY OF CARRIERS
52
Patent #:
Issue Dt:
05/13/2003
Application #:
09973106
Filing Dt:
10/09/2001
Publication #:
Pub Dt:
05/23/2002
Title:
REDUNDANT COMPARATOR DESIGN FOR IMPROVED OFFSET VOLTAGE AND SINGLE EVENT EFFECTS HARDNESS
53
Patent #:
Issue Dt:
07/20/2004
Application #:
09977188
Filing Dt:
10/12/2001
Publication #:
Pub Dt:
04/17/2003
Title:
INTEGRATED CIRCUIT WITH A MOS STRUCTURE HAVING REDUCED PARASITIC BIPOLAR TRANSISTOR ACTION
54
Patent #:
Issue Dt:
11/23/2004
Application #:
09990330
Filing Dt:
11/21/2001
Publication #:
Pub Dt:
05/22/2003
Title:
SELF-ALIGNMENT OF SEPERATED REGIONS IN A LATERAL MOSFET STRUCTURE OF AN INTEGRATED CIRCUIT
55
Patent #:
Issue Dt:
12/28/2004
Application #:
09992880
Filing Dt:
11/05/2001
Publication #:
Pub Dt:
05/08/2003
Title:
INTEGRATED CIRCUIT WITH A MOS CAPACITOR
56
Patent #:
Issue Dt:
04/22/2003
Application #:
09993968
Filing Dt:
11/16/2001
Publication #:
Pub Dt:
06/20/2002
Title:
WAFER TRENCH ARTICLE AND PROCESS
57
Patent #:
Issue Dt:
09/10/2002
Application #:
09995524
Filing Dt:
11/28/2001
Title:
HERMETICALLY SEALED INTEGRATED CIRCUIT PACKAGE INCORPORATING PRESSURE RELIEF VALVE FOR EQUALIZING INTERIOR AND EXTERIOR PRESSURES WHEN PLACED IN SPACEBORNE ENVIRONMENT
58
Patent #:
Issue Dt:
02/25/2003
Application #:
09996448
Filing Dt:
11/28/2001
Publication #:
Pub Dt:
08/01/2002
Title:
SPATIALLY REDUNDANT AND COMPLEMENTARY SEMICONDUCTOR DEVICE-BASED, SINGLE EVENT TRANSIENT-RESISTANT LINEAR AMPLIFIER CIRCUIT ARCHITECTURE
59
Patent #:
Issue Dt:
03/02/2004
Application #:
10014045
Filing Dt:
12/11/2001
Publication #:
Pub Dt:
06/12/2003
Title:
MAGNETIC THIN FILM INDUCTORS
60
Patent #:
Issue Dt:
01/07/2003
Application #:
10021150
Filing Dt:
10/30/2001
Publication #:
Pub Dt:
07/18/2002
Title:
REDUNDANT LATCH CIRCUIT AND ASSOCIATED METHODS
61
Patent #:
Issue Dt:
07/26/2005
Application #:
10026294
Filing Dt:
12/20/2001
Publication #:
Pub Dt:
06/26/2003
Title:
METHOD OF FABRICATING ENHANCED EPROM STRUCTURES WITH ACCENTUATED HOT ELECTRON GENERATION REGIONS
62
Patent #:
Issue Dt:
05/20/2003
Application #:
10026320
Filing Dt:
12/20/2001
Title:
ENHANCED EPROM STRUCTURES WITH ACCENTUATED HOT ELECTRON GENERATION REGIONS
63
Patent #:
Issue Dt:
09/16/2003
Application #:
10026345
Filing Dt:
12/20/2001
Publication #:
Pub Dt:
07/03/2003
Title:
ENHANCED EPROM STRUCTURES WITH ACCENTUATED HOT ELECTRON GENERATION REGIONS
64
Patent #:
Issue Dt:
12/10/2002
Application #:
10026346
Filing Dt:
12/20/2001
Title:
METHOD OF FABRICATING ENHANCED EPROM STRUCTURES WITH ACCENTUATED HOT ELECTRON GENERATION REGIONS
65
Patent #:
Issue Dt:
03/09/2004
Application #:
10044479
Filing Dt:
01/11/2002
Title:
MULTI-PHASE CONVERTER WITH BALANCED CURRENTS
66
Patent #:
Issue Dt:
04/06/2004
Application #:
10044506
Filing Dt:
01/11/2002
Title:
SYNCHRONOUS-RECTIFIED DC TO DC CONVERTER WITH IMPROVED CURRENT SENSING
67
Patent #:
Issue Dt:
02/17/2004
Application #:
10051865
Filing Dt:
01/16/2002
Publication #:
Pub Dt:
07/17/2003
Title:
ELECTROLUMINESCENT DRIVER CIRCUIT
68
Patent #:
Issue Dt:
05/04/2004
Application #:
10071736
Filing Dt:
02/06/2002
Publication #:
Pub Dt:
08/07/2003
Title:
POWER AMPLIFIER LINEARIZER THAT COMPENSATES FOR LONG-TIME-CONSTANT MEMORY EFFECTS AND METHOD THEREFOR
69
Patent #:
Issue Dt:
08/02/2005
Application #:
10076716
Filing Dt:
02/14/2002
Publication #:
Pub Dt:
08/14/2003
Title:
ESD PROTECTION NETWORK UTILIZING PRECHARGE BUS LINES
70
Patent #:
Issue Dt:
09/23/2003
Application #:
10082696
Filing Dt:
02/25/2002
Publication #:
Pub Dt:
08/28/2003
Title:
SEMICONDUCTOR DEVICE WITH A REDUCED MASK COUNT BURIED LAYER
71
Patent #:
Issue Dt:
10/31/2006
Application #:
10090291
Filing Dt:
03/04/2002
Publication #:
Pub Dt:
09/04/2003
Title:
ACTIVE MODE LINE VOLTAGE REGULATOR FOR RINGING SUBSCRIBER LINE INTERFACE CIRCUIT
72
Patent #:
Issue Dt:
05/23/2006
Application #:
10091976
Filing Dt:
03/06/2002
Publication #:
Pub Dt:
09/11/2003
Title:
PROGRAMMABLE SUBSCRIBER LINE CIRCUIT PARTITIONED INTO HIGH VOLTAGE INTERFACE AND DIGITAL CONTROL SUBSECTIONS
73
Patent #:
Issue Dt:
05/27/2003
Application #:
10097677
Filing Dt:
03/13/2002
Title:
ANALOG TO DIGITAL CONVERTER USING SUBRANGING AND INTERPOLATION
74
Patent #:
Issue Dt:
02/24/2004
Application #:
10100439
Filing Dt:
03/18/2002
Publication #:
Pub Dt:
09/18/2003
Title:
DC-TO-DC CONVERTER WITH FAST OVERRIDGE FEEDBACK CONTROL AND ASSOCIATED METHODS
75
Patent #:
Issue Dt:
05/17/2005
Application #:
10104342
Filing Dt:
03/22/2002
Publication #:
Pub Dt:
12/12/2002
Title:
LATERAL DMOS STRUCTURE WITH LATERAL EXTENSION STRUCTURE FOR REDUCED CHARGE TRAPPING IN GATE OXIDE
76
Patent #:
Issue Dt:
07/20/2004
Application #:
10114142
Filing Dt:
04/02/2002
Publication #:
Pub Dt:
10/02/2003
Title:
ARRANGEMENT FOR BACK-BIASING MULTIPLE INTEGRATED CIRCUIT SUBSTRATES AT MAXIMUM SUPPLY VOLTAGE AMONG ALL CIRCUITS
77
Patent #:
Issue Dt:
09/27/2005
Application #:
10114733
Filing Dt:
04/02/2002
Publication #:
Pub Dt:
09/11/2003
Title:
VOLTAGE REFERENCE FILTER FOR SUBSCRIBER LINE INTERFACE CIRCUIT
78
Patent #:
Issue Dt:
12/23/2003
Application #:
10121412
Filing Dt:
04/12/2002
Publication #:
Pub Dt:
08/15/2002
Title:
HIGHLY LINEAR INTEGRATED RESISTIVE CONTACT
79
Patent #:
Issue Dt:
07/05/2005
Application #:
10161516
Filing Dt:
06/03/2002
Publication #:
Pub Dt:
12/04/2003
Title:
BANDGAP REFERENCE CIRCUIT FOR LOW SUPPLY VOLTAGE APPLICATIONS
80
Patent #:
Issue Dt:
11/23/2004
Application #:
10171349
Filing Dt:
06/12/2002
Publication #:
Pub Dt:
12/18/2003
Title:
BASE FOR A NPN BIPOLAR TRANSISTOR
81
Patent #:
Issue Dt:
02/21/2006
Application #:
10177706
Filing Dt:
06/21/2002
Publication #:
Pub Dt:
09/11/2003
Title:
MODE-DEPENDENT, MULTIPLE BIAS-DRIVEN BATTERY SWITCH FOR SUBSCRIBER LINE INTERFACE CIRCUIT
82
Patent #:
Issue Dt:
04/17/2007
Application #:
10179777
Filing Dt:
06/25/2002
Publication #:
Pub Dt:
09/11/2003
Title:
ENHANCED HIGH VOLTAGE INTERFACE FOR PARTITIONED SUBSCRIBER LINE INTERFACE CIRCUIT
83
Patent #:
Issue Dt:
11/04/2003
Application #:
10206562
Filing Dt:
07/26/2002
Title:
HIGH RESOLUTION DIGITAL DIODE EMULATOR FOR DC-DC CONVERTERS
84
Patent #:
Issue Dt:
09/30/2003
Application #:
10207340
Filing Dt:
07/29/2002
Publication #:
Pub Dt:
08/14/2003
Title:
CALIBRATION OF RESISTOR LADDER USING DIFFERENCE MEASUREMENT AND PARALLEL RESISTIVE CORRECTION
85
Patent #:
Issue Dt:
03/30/2004
Application #:
10207470
Filing Dt:
07/29/2002
Publication #:
Pub Dt:
08/14/2003
Title:
SYSTEM AND METHOD OF DC CALIBRATION OF AMPLIFIERS
86
Patent #:
Issue Dt:
04/04/2006
Application #:
10213766
Filing Dt:
08/07/2002
Publication #:
Pub Dt:
02/20/2003
Title:
INTEGRATED CIRCUIT FOR GENERATING A PLURALITY OF DIRECT CURRENT (DC) OUTPUT VOLTAGES
87
Patent #:
Issue Dt:
11/02/2004
Application #:
10219555
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
02/27/2003
Title:
THERMALLY COMPENSATED CURRENT SENSING OF INTRINSIC POWER CONVERTER ELEMENTS
88
Patent #:
Issue Dt:
02/03/2004
Application #:
10219556
Filing Dt:
08/15/2002
Publication #:
Pub Dt:
02/27/2003
Title:
THERMAL COMPENSATION METHOD AND DEVICE FOR CIRCUITS WITH TEMPERATURE-DEPENDENT CURRENT SENSING ELEMENTS
89
Patent #:
Issue Dt:
08/10/2004
Application #:
10224170
Filing Dt:
08/19/2002
Publication #:
Pub Dt:
02/19/2004
Title:
NUMERICALLY MODELING INDUCTIVE CIRCUIT ELEMENTS
90
Patent #:
Issue Dt:
11/09/2004
Application #:
10225269
Filing Dt:
08/21/2002
Publication #:
Pub Dt:
02/26/2004
Title:
CLOSED LOOP DIODE EMULATOR FOR DC-DC CONVERTER
91
Patent #:
Issue Dt:
09/14/2004
Application #:
10236787
Filing Dt:
09/06/2002
Publication #:
Pub Dt:
07/31/2003
Title:
SYNTHETIC RIPPLE REGULATOR
92
Patent #:
Issue Dt:
09/11/2007
Application #:
10264359
Filing Dt:
10/04/2002
Publication #:
Pub Dt:
04/08/2004
Title:
PWM CONTROLLER WITH INTEGRATED PLL
93
Patent #:
Issue Dt:
02/08/2005
Application #:
10264360
Filing Dt:
10/04/2002
Publication #:
Pub Dt:
04/08/2004
Title:
PHASE-LOCK LOOP HAVING PROGRAMMABLE BANDWIDTH
94
Patent #:
Issue Dt:
09/14/2004
Application #:
10265171
Filing Dt:
10/04/2002
Publication #:
Pub Dt:
04/08/2004
Title:
NON-LINEAR CURRENT GENERATOR FOR HIGH-ORDER TEMPERATURE-COMPENSATED REFERENCES
95
Patent #:
Issue Dt:
05/18/2004
Application #:
10267420
Filing Dt:
10/09/2002
Publication #:
Pub Dt:
04/15/2004
Title:
CHARGE PUMP DRIVE SIGNAL RECOVERY CIRCUIT
96
Patent #:
Issue Dt:
01/24/2006
Application #:
10282753
Filing Dt:
10/29/2002
Title:
SYNCHRONOUS-RECTIFIED DC TO DC CONVERTER WITH IMPROVED CURRENT SENSING
97
Patent #:
Issue Dt:
12/28/2004
Application #:
10299376
Filing Dt:
11/19/2002
Publication #:
Pub Dt:
05/20/2004
Title:
MODIFIED BROKAW CELL-BASED CIRCUIT FOR GENERATING OUTPUT CURRENT THAT VARIES LINEARLY WITH TEMPERATURE
98
Patent #:
Issue Dt:
03/09/2004
Application #:
10303253
Filing Dt:
11/25/2002
Title:
METHOD OF SETTING BI-DIRECTIONAL OFFSET IN A PWM CONTROLLER USING A SINGLE PROGRAMMING PIN
99
Patent #:
Issue Dt:
03/02/2004
Application #:
10304203
Filing Dt:
11/26/2002
Publication #:
Pub Dt:
06/12/2003
Title:
PROGRAMMABLE CURRENT-SENSING CIRCUIT PROVIDING DISCRETE STEP TEMPERATURE COMPENSATION FOR DC-DC CONVERTER
100
Patent #:
Issue Dt:
05/04/2004
Application #:
10308775
Filing Dt:
12/03/2002
Publication #:
Pub Dt:
08/14/2003
Title:
TRACK AND HOLD WITH DUAL PUMP CIRCUIT
Assignors
1
Exec Dt:
04/27/2010
2
Exec Dt:
04/27/2010
3
Exec Dt:
04/27/2010
4
Exec Dt:
04/27/2010
5
Exec Dt:
04/27/2010
6
Exec Dt:
04/27/2010
7
Exec Dt:
04/27/2010
8
Exec Dt:
04/27/2010
9
Exec Dt:
04/27/2010
10
Exec Dt:
04/27/2010
Assignee
1
ONE PIERREPONT PLAZA, 7TH FLOOR
300 CADMAN PLAZA WEST
BROOKLYN, NEW YORK 11201
Correspondence name and address
JOSHUA H. RAWSON
DECHERT LLP
1095 AVENUE OF THE AMERICAS
NEW YORK, NY 10036

Search Results as of: 05/09/2024 08:54 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT