|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
06836048
|
Filing Dt:
|
03/04/1986
|
Title:
|
FOR FORMING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1993
|
Application #:
|
07371343
|
Filing Dt:
|
06/26/1989
|
Title:
|
DATA PROCESSING SYSTEM UTILIZES BLOCK MOVE INSTRUCTION FOR BURST TRANSFERRING BLOCKS OF DATA ENTRIES WHERE WIDTH OF DATA BLOCK VARIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/1994
|
Application #:
|
07425082
|
Filing Dt:
|
10/23/1989
|
Title:
|
MICROPROCESSOR WHICH OPTIMIZES BUS UTILIZATION BASED UPON BUS SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/1995
|
Application #:
|
07432423
|
Filing Dt:
|
11/06/1989
|
Title:
|
INTEGRATED CIRCUIT MICROPROCESSOR WITH PROGRAMMABLE CHIP SELECT LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/1994
|
Application #:
|
07502885
|
Filing Dt:
|
04/02/1990
|
Title:
|
METHOD OF FORMING A SIMOX STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1992
|
Application #:
|
07503012
|
Filing Dt:
|
04/02/1990
|
Title:
|
HIGH SPEED OUTPUT BUFFER CIRCUIT WITH OVERLAP CURRENT CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1992
|
Application #:
|
07508214
|
Filing Dt:
|
04/11/1990
|
Title:
|
SPURIOUS INTERRUPT MONITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1991
|
Application #:
|
07513126
|
Filing Dt:
|
04/23/1990
|
Title:
|
LATCHING INPUT BUFFER FOR AN ATD MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1993
|
Application #:
|
07513453
|
Filing Dt:
|
04/23/1990
|
Title:
|
LOW VOLTAGE IC FOR VOICE OPERATED TRANSCEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/1991
|
Application #:
|
07516636
|
Filing Dt:
|
04/30/1990
|
Title:
|
PARALLEL CLOCKED LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1991
|
Application #:
|
07516651
|
Filing Dt:
|
04/30/1990
|
Title:
|
OPTICAL SIGNAL FREQUENCY CONVERTER AND MIXER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1993
|
Application #:
|
07517865
|
Filing Dt:
|
05/02/1990
|
Title:
|
RISC MICROPROCESSOR ARCHITECTURE WITH MULTI-BIT TAG EXTENDED INSTRUCTIONS FOR SELECTIVELY ATTACHING TAG FROM EITHER INSTRUCTION OR INPUT DATA TO ARITHMETIC OPERATION OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1993
|
Application #:
|
07519375
|
Filing Dt:
|
05/03/1990
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN INSERTABLE HEAT SINK AND METHOD FOR MOUNTING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1993
|
Application #:
|
07520894
|
Filing Dt:
|
05/09/1990
|
Title:
|
SINGLE CELL BIMOS ELECTROLUMINESCENT DISPLAY DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1993
|
Application #:
|
07521261
|
Filing Dt:
|
05/09/1990
|
Title:
|
SOURCE-LEVEL IN-CIRCUIT SOFTWARE CODE DEBUGGING INSTRUMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1992
|
Application #:
|
07526071
|
Filing Dt:
|
05/21/1990
|
Title:
|
PROCESS FOR THE SELECTIVE ENCAPSULATION OF AN ELECTRICALLY CONDUCTIVE STRUCTURE IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1991
|
Application #:
|
07526156
|
Filing Dt:
|
05/21/1990
|
Title:
|
HYBRID MODULATION APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1991
|
Application #:
|
07526255
|
Filing Dt:
|
05/21/1990
|
Title:
|
VACUUM WAFER TRANSPORT AND PROCESSING SYSTEM AND METHOD USING A PLURITY OF WAFER TRANSPORT ARMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1991
|
Application #:
|
07528310
|
Filing Dt:
|
05/24/1990
|
Title:
|
HIGH FREQUENCY, POWER SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/1994
|
Application #:
|
07532310
|
Filing Dt:
|
06/01/1990
|
Title:
|
PROCESS FLOW INFORMATION MANAGEMENT SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1991
|
Application #:
|
07532723
|
Filing Dt:
|
06/04/1990
|
Title:
|
CDCFL LOGIC CIRCUITS HAVING SHARED LOADS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1992
|
Application #:
|
07532779
|
Filing Dt:
|
06/04/1990
|
Title:
|
AUTOMATIC SEMICONDUCTOR PACKAGE INSPECTION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1992
|
Application #:
|
07533199
|
Filing Dt:
|
06/04/1990
|
Title:
|
VOLTAGE REFERENCE CIRCUIT WITH POWER SUPPLY COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1992
|
Application #:
|
07533207
|
Filing Dt:
|
06/04/1990
|
Title:
|
METHOD FOR AUTOMATIC SEMICONDUCTOR WAFER INSPECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1991
|
Application #:
|
07539651
|
Filing Dt:
|
06/18/1990
|
Title:
|
CACHE MEMORY WITH A PARITY WRITE CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1992
|
Application #:
|
07542456
|
Filing Dt:
|
06/22/1990
|
Title:
|
MEANS AND METHOD FOR OPTIMIZING THE SWITCHING PERFORMANCE OF POWER AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1991
|
Application #:
|
07546801
|
Filing Dt:
|
07/02/1990
|
Title:
|
METHOD FOR FORMING A MULTI-LAYER SEMICONDUCTOR DEVICE USING SELECTIVE PLANARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1992
|
Application #:
|
07547738
|
Filing Dt:
|
07/02/1990
|
Title:
|
PRECISION FET CONTROL LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1992
|
Application #:
|
07548478
|
Filing Dt:
|
07/05/1990
|
Title:
|
SECONDARY VOLTAGE SUPPLY AND VOLTAGE CLAMPING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1992
|
Application #:
|
07548529
|
Filing Dt:
|
07/05/1990
|
Title:
|
VOLTAGE COMPARATOR WITH SAMPLE HOLD CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1993
|
Application #:
|
07548695
|
Filing Dt:
|
07/05/1990
|
Title:
|
A MICROCOMPUTER HAVING A MEMORY BANK SWITCHING APPARATUS FOR ACCESSING A SELECTED MEMORY BANK IN AN EXTERNAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/1991
|
Application #:
|
07558939
|
Filing Dt:
|
07/27/1990
|
Title:
|
ENHANCED COLLAPSE SOLDER INTERCONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/1991
|
Application #:
|
07559922
|
Filing Dt:
|
07/30/1990
|
Title:
|
MOLDING PROCESS FOR ENCAPSULATING SEMICONDUCTOR DEVICES USING A THIXOTROPIC COMPOUND
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1991
|
Application #:
|
07563167
|
Filing Dt:
|
08/01/1990
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1991
|
Application #:
|
07566185
|
Filing Dt:
|
08/13/1990
|
Title:
|
PROCESS FOR FORMING A SELF-ALIGNED CONTACT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1991
|
Application #:
|
07570751
|
Filing Dt:
|
08/22/1990
|
Title:
|
FLIP-CHIP PACKAGE FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1991
|
Application #:
|
07576543
|
Filing Dt:
|
08/31/1990
|
Title:
|
METHOD OF FABRICATING INTEGRATED SILICON AND NON-SILICON SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1993
|
Application #:
|
07576864
|
Filing Dt:
|
09/04/1990
|
Title:
|
MICROCONTROLLER HAVING AN EPROM WITH A LOW VOLTAGE PROGRAM INHIBIT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1992
|
Application #:
|
07577222
|
Filing Dt:
|
09/04/1990
|
Title:
|
AUTOMATIC A/D CONVERTER OPERATION USING PROGRAMMABLE SAMPLE TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1992
|
Application #:
|
07577248
|
Filing Dt:
|
09/04/1990
|
Title:
|
SELECTIVE DEPOSITION OF POLYCRYSTALLINE SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1992
|
Application #:
|
07578167
|
Filing Dt:
|
09/06/1990
|
Title:
|
HETEROJUNCTION FIELD EFFECT TRANSISTOR WITH MONOLAYERS IN CHANNEL REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1992
|
Application #:
|
07583130
|
Filing Dt:
|
09/17/1990
|
Title:
|
MULTI-COMPARATOR A/D CONVERTER WITH CIRCUIT FOR TESTING THE OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1992
|
Application #:
|
07583632
|
Filing Dt:
|
09/17/1990
|
Title:
|
SUBRANGING ADC WITH ERROR CORRECTION THROUGH INCREASED FINE STEP SPAN AND NOISE REDUCING LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1992
|
Application #:
|
07583756
|
Filing Dt:
|
09/17/1990
|
Title:
|
PHASE DETECTOR HAVING ALL NPN TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1991
|
Application #:
|
07583759
|
Filing Dt:
|
09/17/1990
|
Title:
|
SIMULATION OF TWO-PHASE LIQUID COOLING FOR THERMAL PREDICTION OF DIRECT LIQUID COOLING SCHEMES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1991
|
Application #:
|
07584014
|
Filing Dt:
|
09/18/1990
|
Title:
|
COMPLEMENTARY HETEROJUNCTION FIELD EFFECT TRANSISTOR WITH AN ANISOTYPE N+ GATE FOR P-CHANNEL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1993
|
Application #:
|
07584958
|
Filing Dt:
|
09/19/1990
|
Title:
|
METHOD FOR ADHERING POLYIMIDE TO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1993
|
Application #:
|
07589246
|
Filing Dt:
|
09/28/1990
|
Title:
|
INTEGRATED CIRCUIT MICROCONTROLLER WITH ON-CHIP MEMORY AND EXTERNAL BUS INTERFACE AND PROGRAMMABLE MECHANISM FOR SECURING THE CONTENTS OF ON-CHIP MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1991
|
Application #:
|
07589247
|
Filing Dt:
|
09/28/1990
|
Title:
|
STATIC RAM CELL WITH SOFT ERROR IMMUNITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1991
|
Application #:
|
07590853
|
Filing Dt:
|
10/01/1990
|
Title:
|
DIFFERENTIAL VOLTAGE TO DIFFERENTIAL CURRENT CONVERSION CIRCUIT HAVING LINEAR OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1991
|
Application #:
|
07591183
|
Filing Dt:
|
10/01/1990
|
Title:
|
WIRE SHIELDING FOR RF CIRCUIT BOARDS AND AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1993
|
Application #:
|
07591189
|
Filing Dt:
|
10/01/1990
|
Title:
|
LOGIC CIRCUIT FOR RELIABILITY AND YIELD ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1992
|
Application #:
|
07594576
|
Filing Dt:
|
10/09/1990
|
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTOR WITH A THIN SILICON EMITTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1991
|
Application #:
|
07594790
|
Filing Dt:
|
10/09/1990
|
Title:
|
PLASMA ETCHING OF SEMICONDUCTOR SUBTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1992
|
Application #:
|
07597243
|
Filing Dt:
|
10/15/1990
|
Title:
|
CIRCUIT FOR DETECTING FALSE READ DATA FROM EPROM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1992
|
Application #:
|
07600787
|
Filing Dt:
|
10/22/1990
|
Title:
|
MEMORY SYSTEM FOR RELIABLY WRITING ADDRESSES WITH REDUCED POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1992
|
Application #:
|
07600947
|
Filing Dt:
|
10/22/1990
|
Title:
|
GATE-DRAIN SHIELD REDUCES GATE TO DRAIN CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1993
|
Application #:
|
07601087
|
Filing Dt:
|
10/22/1990
|
Title:
|
METHOD OF MAKING SELF-ALIGNED GATE PROVIDING IMPROVED BREAKDOWN VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1992
|
Application #:
|
07608872
|
Filing Dt:
|
11/05/1990
|
Title:
|
PALLADIUM-COATED SOLDER BALL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1992
|
Application #:
|
07609355
|
Filing Dt:
|
11/05/1990
|
Title:
|
OVERMOLDED SEMICONDUCTOR PACKAGE WITH ANCHORING MEANS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1992
|
Application #:
|
07609483
|
Filing Dt:
|
11/05/1990
|
Title:
|
ELECTRICAL COMPONENT PACKAGE COMPRISING POLYMER-REINFORCED SOLDER BUMP INTERCONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1993
|
Application #:
|
07615107
|
Filing Dt:
|
11/19/1990
|
Title:
|
METHOD AND APPARATUS FOR COMPENSATION OF IMBALANCE IN ZERO-IF DOWNCONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1993
|
Application #:
|
07615190
|
Filing Dt:
|
11/19/1990
|
Title:
|
DATA PROCESSING SYSTEM HAVING SCAN TESTING USING SET LATCHES FOR SELECTIVELY OBSERVING TEST DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1992
|
Application #:
|
07616272
|
Filing Dt:
|
11/20/1990
|
Title:
|
PROBE CARD APPARATUS HAVING A HEATING ELEMENT AND PROCESS FOR USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1993
|
Application #:
|
07616973
|
Filing Dt:
|
11/21/1990
|
Title:
|
METHOD FOR EXECUTING GRAPHICS Z-COMPARE AND PIXEL MERGE INSTRUCTIONS IN A DATA PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1993
|
Application #:
|
07617727
|
Filing Dt:
|
11/26/1990
|
Title:
|
SEMICONDUCTOR DEVICE HAVING PUNCH-THROUGH PROTECTED BURIED CONTACTS AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1993
|
Application #:
|
07619944
|
Filing Dt:
|
11/29/1990
|
Title:
|
SOLDER INTERCONNECTION VERIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1991
|
Application #:
|
07620686
|
Filing Dt:
|
12/03/1990
|
Title:
|
PHASE LOCKED LOOP HAVING LOW-FREQUENCY JITTER COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1991
|
Application #:
|
07620819
|
Filing Dt:
|
12/03/1990
|
Title:
|
GAAS HETEROSTRUCTURE HAVING A GAASYP1-Y STRESS-COMPENSATING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1993
|
Application #:
|
07626133
|
Filing Dt:
|
12/11/1990
|
Title:
|
ACCELEROMETER UTILIZING AN ANNULAR MASS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1991
|
Application #:
|
07627477
|
Filing Dt:
|
12/14/1990
|
Title:
|
COMPLEMENTARY SEMICONDUCTOR REGION FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1992
|
Application #:
|
07631511
|
Filing Dt:
|
12/21/1990
|
Title:
|
CONTROL CIRCUIT FOR HIGH POWER SWITCHING TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1992
|
Application #:
|
07632695
|
Filing Dt:
|
12/24/1990
|
Title:
|
DRAM ARCHITECTURE HAVING DISTRIBUTED ADDRESS DECODING AND TIMING CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1992
|
Application #:
|
07632772
|
Filing Dt:
|
12/24/1990
|
Title:
|
MULTI-MODULATOR DIGITAL-TO-ANALOG CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1992
|
Application #:
|
07632901
|
Filing Dt:
|
12/24/1990
|
Title:
|
DATA PROCESSOR HAVING AN OUTPUT TERMINAL WITH SELECTABLE OUTPUT IMPEDANCES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1991
|
Application #:
|
07633828
|
Filing Dt:
|
12/24/1990
|
Title:
|
PIEZORESISTIVE TRANSDUCER WITH LOW DRIFT OUTPUT VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1993
|
Application #:
|
07633862
|
Filing Dt:
|
12/26/1990
|
Title:
|
MODULAR SELF-TEST FOR EMBEDDED SRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1991
|
Application #:
|
07633867
|
Filing Dt:
|
12/26/1990
|
Title:
|
STANDBY SYSTEM FOR A FREQUENCY SYNTHESIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1993
|
Application #:
|
07633889
|
Filing Dt:
|
12/26/1990
|
Title:
|
LOW POWER BICHMOS MEMORY USING ADDRESS TRANSITION DETECTION AND A METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1992
|
Application #:
|
07634630
|
Filing Dt:
|
12/27/1990
|
Title:
|
SENSE AMPLIFIER WITH LATCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1993
|
Application #:
|
07642592
|
Filing Dt:
|
01/17/1991
|
Title:
|
ANISOTROPIC SINGLE CRYSTAL SILICON ETCHING SOLUTION AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1993
|
Application #:
|
07644142
|
Filing Dt:
|
01/22/1991
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING A PRIORITY ADJUSTMENT OF AN INTERRUPT IN A DATA PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1992
|
Application #:
|
07645170
|
Filing Dt:
|
01/24/1991
|
Title:
|
PHASE LOCKED LOOP HAVING A CHARGE PUMP WITH RESET
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1993
|
Application #:
|
07646128
|
Filing Dt:
|
01/28/1991
|
Title:
|
SUSCEPTOR ELECTRODE AND METHOD FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1992
|
Application #:
|
07649189
|
Filing Dt:
|
02/04/1991
|
Title:
|
CMOS STRUCTURE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1993
|
Application #:
|
07650108
|
Filing Dt:
|
02/04/1991
|
Title:
|
DATA PROCESSOR HAVING INSTRUCTION VARIED SET ASSOCIATIVE CACHE BOUNDARY ACCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1992
|
Application #:
|
07650150
|
Filing Dt:
|
02/04/1991
|
Title:
|
CIRCUIT FOR DC CONTROL OF A COMPRESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1996
|
Application #:
|
07650326
|
Filing Dt:
|
02/04/1991
|
Title:
|
SHIELDED SEMICONDUCTOR DEVICE PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1992
|
Application #:
|
07653553
|
Filing Dt:
|
02/11/1991
|
Title:
|
SOLDER BUMP STRETCH DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1992
|
Application #:
|
07655483
|
Filing Dt:
|
02/14/1991
|
Title:
|
PHASE DETECTOR WITH DEADZONE WINDOW
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1992
|
Application #:
|
07655489
|
Filing Dt:
|
02/14/1991
|
Title:
|
DIGITAL PHASE LOCK LOOP FOR A GATE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1992
|
Application #:
|
07655705
|
Filing Dt:
|
02/15/1991
|
Title:
|
MICROMACHINED SEMICONDUCTOR PROBE CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1993
|
Application #:
|
07660066
|
Filing Dt:
|
02/25/1991
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY WITH IMPROVED PAGE-MODE PERFORMANCE AND METHOD THEREFOR HAVING ISOLATOR BETWEEN MEMORY CELLS AND SENSE AMPLIFIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1993
|
Application #:
|
07662610
|
Filing Dt:
|
03/01/1991
|
Title:
|
METHOD AND APPARATUS FOR INDICATING A DUPLICATION OF ENTRIES IN A CONTENT ADDRESSABLE STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/1992
|
Application #:
|
07662657
|
Filing Dt:
|
03/01/1991
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR STRUCTURE HAVING AN IMPROVED POLYSILICON LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1992
|
Application #:
|
07663223
|
Filing Dt:
|
03/01/1991
|
Title:
|
METHOD FOR FABRICATING A MULTICHIP SEMICONDUCTOR DEVICE HAVING TWO INTERDIGITATED LEAD FRAMES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1992
|
Application #:
|
07664147
|
Filing Dt:
|
03/04/1991
|
Title:
|
BIAS CURRENT GENERATOR CIRCUIT FOR A SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1991
|
Application #:
|
07664234
|
Filing Dt:
|
03/04/1991
|
Title:
|
ROLL FORMING OF SEMICONDUCTOR COMPONENT LEADFRAMES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1992
|
Application #:
|
07667936
|
Filing Dt:
|
03/12/1991
|
Title:
|
RESONANT CIRCUIT ELEMENT HAVING INSIGNIFICANT MICROPHONIC EFFECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1992
|
Application #:
|
07670629
|
Filing Dt:
|
03/18/1991
|
Title:
|
TRANSMISSION GATE HAVING A PASS TRANSISTOR WITH FEEDBACK
|
|