|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08503366
|
Filing Dt:
|
07/17/1995
|
|
Title:
|
RADIO COMMUNICATION DEVICE AND METHOD FOR GENERATING THRESHOLD LEVELS IN A RADIO COMMUNICATION DEVICE FOR RECEIVING FOUR-LEVEL SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/1997
|
Application #:
|
08504360
|
Filing Dt:
|
07/19/1995
|
|
Title:
|
METHOD AND APPARATUS FOR LOW VOLTAGE CMOS START CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08505936
|
Filing Dt:
|
07/24/1995
|
|
Title:
|
METHOD OF FORMING AN ELECTRICALLY CONDUCTIVE POLYMER BUMP OVER AN ALUMINUM ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
08506292
|
Filing Dt:
|
07/24/1995
|
|
Title:
|
APPARATUS, METHOD, AND WAFER USED FOR TESTING INTEGRATED CIRCUITS FORMED ON A PRODUCT WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08506305
|
Filing Dt:
|
07/24/1995
|
|
Title:
|
LOW POWER DATA TRANSLATION CIRCUIT AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08506799
|
Filing Dt:
|
07/25/1995
|
|
Title:
|
CLAMP CIRCUIT AND METHOD FOR IDENTIFYING A SAFE OPERATING AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
08506989
|
Filing Dt:
|
07/28/1995
|
|
Title:
|
NON-VOLATILE MEMORY CELL HAVING A SINGLE POLYSILICON GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08507898
|
Filing Dt:
|
07/27/1995
|
|
Title:
|
SEMICONDUCTOR-ON-INSULATOR TRANSISTOR HAVING A DOPING PROFILE FOR FULLY-DEPLETED OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
08508874
|
Filing Dt:
|
07/28/1995
|
|
Title:
|
REDUCED STRESS ISOLATION FOR SOI DEVICES AND A METHOD FOR FABRICATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08509442
|
Filing Dt:
|
07/31/1995
|
|
Title:
|
METHOD FOR MAKING A TAB SEMICONDUCTOR DEVICE WITH SELF-ALIGNING CAVITY AND INTRINSIC STAND OFF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08509685
|
Filing Dt:
|
07/31/1995
|
|
Title:
|
METHOD FOR POLISHING A SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08510510
|
Filing Dt:
|
08/02/1995
|
|
Title:
|
DATA PROCESSING SYSTEM FOR ACCESSING AN EXTERNAL DEVICE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08511081
|
Filing Dt:
|
08/03/1995
|
|
Title:
|
COMMUNICATION DEVICE WITH SYNCHRONIZED ZERO-CROSSING DEMODULATOR AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
08511425
|
Filing Dt:
|
08/04/1995
|
|
Title:
|
A METHOD FOR TESTING A PRODUCT INTEGRATED CIRCUIT WAFER USING A STIMULUS INTEGRATED CIRCUIT WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08511573
|
Filing Dt:
|
08/04/1995
|
|
Title:
|
COMMONLY COUPLED HIGH FREQUENCY TRANSMITTING/RECEIVING SWITCHING MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08511673
|
Filing Dt:
|
08/07/1995
|
|
Title:
|
METHOD AND APPARATUS FOR SUPPRESSING ACOUSTIC FEEDBACK IN AN AUDIO SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08512050
|
Filing Dt:
|
08/07/1995
|
|
Title:
|
METHOD FOR PRE-SHAPING A SEMICONDUCTOR SUBSTRATE FOR POLISHING AND STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08512251
|
Filing Dt:
|
08/07/1995
|
|
Title:
|
METHOD AND APPARATUS FOR INTERPOLATION AND NOISE SHAPING IN A SIGNAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08512253
|
Filing Dt:
|
08/07/1995
|
|
Title:
|
METHOD AND STRUCTURE FOR REDUCING CAPACITANCE BETWEEN INTERCONNECT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08514442
|
Filing Dt:
|
08/11/1995
|
|
Title:
|
TAB SEMICONDUCTOR DEVICE HAVING DIE EDGE PROTECTION AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08514634
|
Filing Dt:
|
08/14/1995
|
|
Title:
|
DIFFUSER FOR UNIFORM GAS DISTRIBUTION IN SEMICONDUCTOR PROCESSING AND METHOD FOR USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08515077
|
Filing Dt:
|
08/14/1995
|
|
Title:
|
PROCESS FOR FABRICATING A NON-VOLATILE MEMORY CELL IN A SEMICONDUTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08515730
|
Filing Dt:
|
08/16/1995
|
|
Title:
|
DYNAMIC PROGRAM INPUT/OUTPUT DETERMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08517563
|
Filing Dt:
|
08/21/1995
|
|
Title:
|
SYSTEM AND METHOD OF COMMUNICATING BETWEEN TRUSTED AND UNTRUSTED COMPU TER SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08519030
|
Filing Dt:
|
08/24/1995
|
|
Title:
|
SYSTEM AND METHOD FOR AVOIDING BUS CONTENTION ON A MULTIPLEXED BUS BY PROVIDING A TIME PERIOD SUBSEQUENT TO A READ OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08519439
|
Filing Dt:
|
08/25/1995
|
|
Title:
|
METHOD FOR FORMING A SOLDER BUMP BY SOLDER-JETTING OR THE LIKE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08520066
|
Filing Dt:
|
08/28/1995
|
|
Title:
|
APPARATUS AND METHOD FOR IMPLEMENTING WATCHPOINTS AND BREAKPOINTS IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08520118
|
Filing Dt:
|
08/28/1995
|
|
Title:
|
PROCESS FOR ELECTRICALLY CONNECTING ELECTRICAL DEVICES USING A CON- DUCTIVE ANISDTROPIC MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08520121
|
Filing Dt:
|
08/28/1995
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING LOW POWER CONTROL OF PERIPHERAL DEVICES USING THE REGISTER FILE OF A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/1997
|
Application #:
|
08520147
|
Filing Dt:
|
08/28/1995
|
|
Title:
|
METHOD OF FABRICATING AN EPROM WITH HIGH VOLTAGE TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08520450
|
Filing Dt:
|
08/29/1995
|
|
Title:
|
LOW VOLTAGE INHIBIT CIRCUIT AND INTEGRATED CIRCUIT USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08520943
|
Filing Dt:
|
08/30/1995
|
|
Title:
|
DATA PROCESSING SYSTEM FOR PERFORMING A DEBUG FUNCTION AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08520945
|
Filing Dt:
|
08/30/1995
|
|
Title:
|
DATA PROCESSING SYSTEM FOR PERFORMING A TRACE FUNCTION AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08520949
|
Filing Dt:
|
08/30/1995
|
|
Title:
|
METHOD AND CIRCUIT FOR INITIALIZING A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08521720
|
Filing Dt:
|
08/31/1995
|
|
Title:
|
PROCESS FOR REDUCING HALOGEN CONCENTRATION IN A MATERIAL LAYER DURING SEMICONDUCTOR DEVICE FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08522477
|
Filing Dt:
|
08/31/1995
|
|
Title:
|
METHOD FOR READING AND RESTORING DATA IN A DATA STORAGE ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/1997
|
Application #:
|
08522889
|
Filing Dt:
|
09/01/1995
|
|
Title:
|
METHOD OF FABRICATING A THERMALLY ENHANCED LEAD FRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08523165
|
Filing Dt:
|
09/05/1995
|
|
Title:
|
BUFFER CIRCUIT HAVING VARIABLE OUTPUT IMPEDANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08523327
|
Filing Dt:
|
09/05/1995
|
|
Title:
|
SEMICONDUCTOR ARRAY AND SWITCHES FORMED ON A COMMON SUBSTRATE FOR ARRAY TESTING PURPOSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08523581
|
Filing Dt:
|
09/05/1995
|
|
Title:
|
METHOD FOR FABRICATING A MONOLITHIC SEMICONDUCTOR DEVICE WITH INTEGRATED SURFACE MICROMACHINED STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08523663
|
Filing Dt:
|
09/05/1995
|
|
Title:
|
MEMORY CACHE WITH LOW POWER CONSUMPTION AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08523705
|
Filing Dt:
|
09/05/1995
|
|
Title:
|
METHOD FOR FORMING A SELF-ALIGNED SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08529772
|
Filing Dt:
|
09/18/1995
|
|
Title:
|
UPDATING HIERARCHICAL DAG REPRESENTATIONS THROUGH A BOTTOM UP METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08533034
|
Filing Dt:
|
09/25/1995
|
|
Title:
|
AMPLIFIER AND CONTROLLING APPARATUS OPERATING FROM A UNIPOLAR POWER SUPPLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08534763
|
Filing Dt:
|
09/27/1995
|
|
Title:
|
A DATA PROCESSING SYSTEM FOR ACCESSING AN EXTERNAL DEVICE DURING A BURST MODE OF OPERATION AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08534764
|
Filing Dt:
|
09/27/1995
|
|
Title:
|
DATA PROCESSING SYSTEM FOR WRITING AN EXTERNAL DEVICE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/1998
|
Application #:
|
08535427
|
Filing Dt:
|
09/28/1995
|
|
Title:
|
METHOD AND APPARATUS FOR FORMING REDUNDANT VIAS BETWEEN CONDUCTIVE LAYERS OF AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
08535680
|
Filing Dt:
|
09/28/1995
|
|
Title:
|
GRADIENT CHUCK METHOD FOR WAFER BONDING EMPLOYING A CONVEX PRESSURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08535683
|
Filing Dt:
|
09/28/1995
|
|
Title:
|
METHOD AND APPARATUS FOR ENHANCED SECURITY OF A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08536000
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
POLYIMIDE OPTICAL WAVEGUIDE HAVING ELECTRICAL CONDUCTIVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08536537
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
METHOD FOR FORMING A VIA IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08537049
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
METHOD OF SPECULATIVELY EXECUTING STORE INSTRUCTIONS PRIOR TO PERFORMING SNOOP OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1997
|
Application #:
|
08537053
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
METHOD FOR ETCHING A DIELECTRIC LAYER ON A SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08537169
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
PAD ARRAY SEMICONDUCTOR DEVICE HAVING A HEAT SINK WITH DIE RECEIVING CAVITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08537196
|
Filing Dt:
|
09/29/1995
|
|
Title:
|
METHOD AND APPARATUS FOR SCHEDULING ADAPTATION FOR A NOTCH FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08537584
|
Filing Dt:
|
10/02/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE ON AN OPPOSED LEADFRAME AND METHOD FOR MAKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08537953
|
Filing Dt:
|
10/02/1995
|
|
Title:
|
WORKSTATION FOR PROCESSING A FLEXIBLE MEMBRANE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08538063
|
Filing Dt:
|
10/02/1995
|
|
Title:
|
METHOD OF FORMING A SILICON CARBIDE JFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08538064
|
Filing Dt:
|
10/02/1995
|
|
Title:
|
METHOD OF ETCHING SILICON CARBIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08539979
|
Filing Dt:
|
10/06/1995
|
|
Title:
|
MICROCONTROLLER WITH SECURITY LOGIC CIRCUIT WHICH PREVENTS READING OF INTERNAL MEMORY BY EXTERNAL PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
08540139
|
Filing Dt:
|
10/06/1995
|
|
Title:
|
NONCONDUCTIVE LAMINANT FOR COUPLING SUBSTRATES AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08540995
|
Filing Dt:
|
10/11/1995
|
|
Title:
|
LOW PROFILE EXPOSED DIE CHIP CARRIER PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08543543
|
Filing Dt:
|
10/16/1995
|
|
Title:
|
METHOD FOR IMPROVING DISTRIBUTION OF UNDERFILL BETWEEN A FLIP CHIP DIE AND A CIRCUIT BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
08544908
|
Filing Dt:
|
10/18/1995
|
|
Title:
|
SIGNAL ANALYZER AND METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08546260
|
Filing Dt:
|
10/20/1995
|
|
Title:
|
A DATA PROCESSOER HAVING A DATA TABLE FOR PERFORMING A DUAL FUNCTION OF A ALPHANUMERIC NOTICE AND NUMERICAL CALCULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08547448
|
Filing Dt:
|
10/24/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A BURIED CHANNEL TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08549503
|
Filing Dt:
|
10/27/1995
|
|
Title:
|
SYMMETRICAL FILTERING APPARATUS AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08550036
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
APPARATUS AND METHOD FOR SELECTIVELY COMPANDING DATA ON A SLOT-BY-SLOT BASIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08550043
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
METHOD AND APPARATUS FOR BURSTING OPERAND TRANSFERS DURING DYNAMIC BUS SIZING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08550055
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
METHOD FOR MEASURING TIME AND STRUCTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/1997
|
Application #:
|
08550058
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
POWER OFF-LOADING CIRCUIT AND METHOD FOR DISSIPATING POWER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08550311
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
METHOD AND APPARATUS FOR ADDRESS EXTENSION ACROSS A MULTIPLEXED COMMUNICATION BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08550416
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
PROCESS FOR MANUFACTURING A PACKAGE FOR MATING WITH A BARE SEMICONDUCTOR DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08550477
|
Filing Dt:
|
10/30/1995
|
|
Title:
|
APPARATUS FOR FORMING A TEST STACK FOR SEMICONDUCTOR WAFER PROBING AND METHOD FOR USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08552155
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
FULL COLOR LIGHT EMITTING DIODE DISPLAY ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08552278
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
RESISTOR STRUCTURE AND INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/1998
|
Application #:
|
08552425
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
AUTOMATED METHOD FOR ADDING ATTRIBUTES INDENTIFIED ON A SCHEMATIC DIAGRAM TO AN INTEGRATED CIRCUIT LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08552430
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
PROCESS FOR PROVIDING INTERCONNECT BUMPS ON A BONDING PAD BY APPLICA- TION OF A SHEET OF CONDUCTIVE DISCS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08552448
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
METHOD FOR TESTING AND BURNING-IN A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08552518
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
METHOD FOR TESTING INTEGRATED DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08552657
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
SYSTEM FOR DATA SYNCHRONIZATION BETWEEN TWO DEVICES USING FOUR TIME DOMAINS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08552709
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
CIRCUIT AND METHOD FOR ISOLATING CIRCUIT BLOCKS FOR REDUCING POWER DISSIPATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08552710
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
LOW-PROFILE BALL-GRID ARRAY SEMICONDUCTOR PACKAGE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08553801
|
Filing Dt:
|
10/23/1995
|
|
Title:
|
METHOD OF FORMING AN ISOLATION OXIDE FOR SILICON-ON-INSULATOR TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08555454
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
TIMER BUS STRUCTURE FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08555963
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
DATA TRANSFER BETWEEN INTEGRATED CIRCUIT TIMER CHANNELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08555964
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
INTEGRATED CIRCUIT TIMER SYSTEM HAVING A GLOBAL BUS FOR TRANSFERRING INFORMATION BETWEEN LOCAL BUSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08555965
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
TIMEBASE SYNCHRONIZATION IN SEPARATE INTEGRATED CIRCUITS OR SEPARATE MODULES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08556688
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
METHOD OF DEFINING A LINE WIDTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08556782
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
METHOD FOR MAKING A MOISTURE RESISTANT SEMICONDUCTOR DEVICE HAVING AN ORGANIC SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08556891
|
Filing Dt:
|
11/02/1995
|
|
Title:
|
THIN FILM SILICON ON INSULATOR SEMICONDUCTOR INTEGRATED CIRCUIT WITH ELECTROSTATIC DAMAGE PROTECTION AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08557401
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
MULTI-PURPOSE PERIPHERAL BUS DRIVER APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08557667
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
LEAD FRAME ASSEMBLY FOR SURFACE MOUNT INTEGRATED CIRCUIT POWER PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08558071
|
Filing Dt:
|
11/13/1995
|
|
Title:
|
METHOD AND APPARATUS FOR EFFICIENTLY PROCESSING MULTIPLE CACHE MISSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08558518
|
Filing Dt:
|
11/16/1995
|
|
Title:
|
METHOD OF FORMING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08559669
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
APPARATUS AND METHOD FOR DYNAMICALLY MIXING SLURRY FOR CHEMICAL MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/1997
|
Application #:
|
08560064
|
Filing Dt:
|
11/17/1995
|
|
Title:
|
METHOD AND APPARATUS FOR GENERATING DECOUPLED FILTER PARAMETERS AND IMPLEMENTING A BAND DECOUPLED FILTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08560155
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
CIRCUIT AND METHOD FOR RECONSTRUCTING A PHASE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08560505
|
Filing Dt:
|
11/17/1995
|
|
Title:
|
PLANAR ENCAPSULATION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08560876
|
Filing Dt:
|
11/20/1995
|
|
Title:
|
LOW VOLTAGE REFERENCE CIRCUIT AND METHOD OF OPERATION
|
|
