Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 024440/0699 | |
| Pages: | 2 |
| | Recorded: | 05/26/2010 | | |
Attorney Dkt #: | PAT 4285A-2 |
Conveyance: | CHANGE OF ADDRESS DOCUMENT |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
12785099
|
Filing Dt:
|
05/21/2010
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
PARTIAL BLOCK ERASE ARCHITECTURE FOR FLASH MEMORY
|
|
Assignee
|
|
|
11 HINES ROAD |
SUITE 203 |
OTTAWA, ONTARIO K2K 2X1 |
|
Correspondence name and address
|
|
BORDEN LADNER GERVAIS LLP
|
|
100 QUEEN
|
|
SUITE 1100
|
|
OTTAWA, ONC K1P 1J9
|
Search Results as of:
05/14/2024 06:22 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|