Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 024505/0274 | |
| Pages: | 22 |
| | Recorded: | 06/09/2010 | | |
Attorney Dkt #: | 60961-28001.00 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
10
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1994
|
Application #:
|
07880139
|
Filing Dt:
|
05/07/1992
|
Title:
|
HIGHLY HEAT-RESISTANT POSITIVE RESISTS COMPRISING END-CAPPED HYDROXYPOLYAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08549884
|
Filing Dt:
|
10/27/1995
|
Title:
|
BORDERLESS CONTACT ETCH PROCESS WITH SIDEWALL SPACER AND SELECTIVE ISOTROPIC ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08688345
|
Filing Dt:
|
07/30/1996
|
Title:
|
DEEP TRENCH CELL CAPACITOR WITH INVERTING COUNTER ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08704064
|
Filing Dt:
|
08/28/1996
|
Title:
|
PREPARATION OF POLY-O-HYDROXYAMIDES AND POLY O-MERCAPTOAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08939546
|
Filing Dt:
|
09/29/1997
|
Title:
|
APPARATUS AND METHOD FOR IMPLEMENTING A BANK INTERLOCK SCHEME AND RELATED TEST MODE FOR MULTIBANK MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
08940897
|
Filing Dt:
|
09/30/1997
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
MEMORY CELL FOR DYNAMIC RANDOM ACCESS MEMORY (DRAM)
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09022686
|
Filing Dt:
|
02/12/1998
|
Title:
|
MANUFACTURING PROCESS FOR A RAISED CAPACITOR ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09093797
|
Filing Dt:
|
06/09/1998
|
Title:
|
INTEGRATED CIRCUIT WITH IMPROVED OFF CHIP DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09093904
|
Filing Dt:
|
06/08/1998
|
Title:
|
DRAM CELL WITH TRANSFER DEVICE EXTENDING ALONG PERIMETER OF TRENCH STORAGE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09311120
|
Filing Dt:
|
05/13/1999
|
Title:
|
CIRCUIT CONFIGURATION FOR PRODUCING COMPLEMENTARY SIGNALS
|
|
Assignee
|
|
|
ST.-MARTIN-STR. 53 |
MUNICH, GERMANY 81541 |
|
Correspondence name and address
|
|
BARRY E. BRETSCHNEIDER
|
|
C/O MORRISON & FOERSTER LLP
|
|
1650 TYSONS BLVD STE 400
|
|
MCLEAN, VA 22102
|
Search Results as of:
03/28/2024 03:06 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|