|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
11958254
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT SYSTEM WITH MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11958557
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
REDUCED STATE QUADBIT
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11958646
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT SYSTEM WITH MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11959122
|
Filing Dt:
|
12/18/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
ALGORITHM FOR CHARGE LOSS REDUCTION AND VT DISTRIBUTION IMPROVEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
11960601
|
Filing Dt:
|
12/19/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
EFFICIENT MEMORY HIERARCHY IN SOLID STATE DRIVE DESIGN
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11961757
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A SILICON NITRIDE LAYER AND A PROCESS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
11961772
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
EXTENDING FLASH MEMORY DATA RETENSION VIA REWRITE REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
11962514
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
FREQUENCY DISTRIBUTED FLASH MEMORY ALLOCATION BASED ON FREE PAGE TABLES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
11962714
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
METHOD OF FORMING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11962918
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
COMMAND QUEUING FOR NEXT OPERATIONS OF MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
11962955
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
RANDOM NUMBER GENERATION THROUGH USE OF MEMORY CELL ACTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
11963078
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
SYSTEM AND METHOD FOR OPTIMIZED ERROR CORRECTION IN FLASH MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
11963200
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
DATA COMMIT ON MULTICYCLE PASS COMPLETE WITHOUT ERROR
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11963241
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
FLEXIBLE FLASH INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
11963286
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
BIT MAP CONTROL OF ERASE BLOCK DEFECT LIST IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
11963306
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
PHYSICAL BLOCK ADDRESSING OF ELECTRONIC MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
11963400
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
11963415
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
11963466
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
HIGH PERFORMANCE FLASH CHANNEL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11963508
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
CONTROLLING AC DISTURBANCE WHILE PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
11963538
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
AUTHENTICATED MEMORY AND CONTROLLER SLAVE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11966672
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
ARRAYED NEUTRON DETECTOR WITH MULTI SHIELDING ALLOWING FOR DISCRIMINATION BETWEEN RADIATION TYPES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
11966919
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
TRANSLATION MANAGEMENT OF LOGICAL BLOCK ADDRESSES AND PHYSICAL BLOCK ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11966923
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
RELOCATING DATA IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
11969106
|
Filing Dt:
|
01/03/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
METHOD FOR PROTECTING DATA AGAINST DIFFERNTIAL FAULT ANALYSIS INVOLVED IN RIVEST, SHAMIR, AND ADLEMAN CRYPTOGRAPHY USING THE CHINESE REMAINDER THEOREM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
11971331
|
Filing Dt:
|
01/09/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
LOW-H PLASMA TREATMENT WITH N2 ANNEAL FOR ELECTRONIC MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11972312
|
Filing Dt:
|
01/10/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE AND METHODS OF USING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
11974295
|
Filing Dt:
|
10/11/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
IMPROVED ORNAND FLASH MEMORY AND METHOD FOR CONTROLLING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11975097
|
Filing Dt:
|
10/16/2007
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
VOLTAGE DETECTOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11977034
|
Filing Dt:
|
10/23/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11980116
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
ERASE, PROGRAMMING AND LEAKAGE CHARACTERISTICS OF A RESISTIVE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
11980213
|
Filing Dt:
|
10/30/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
METAL-INSULATOR-METAL (MIM) DEVICE AND METHOD OF FORMATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11982864
|
Filing Dt:
|
11/05/2007
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
CONTROLLING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11983041
|
Filing Dt:
|
11/05/2007
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
REDUCTION OF PACKAGE HEIGHT IN A STACKED DIE CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2010
|
Application #:
|
11983864
|
Filing Dt:
|
11/13/2007
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
MEMORY CELL ARRAY WITH LOW RESISTANCE COMMON SOURCE AND HIGH CURRENT DRIVABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
11985018
|
Filing Dt:
|
11/13/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
MEMORY CELL ARRAY WITH LOW RESISTANCE COMMON SOURCE AND HIGH CURRENT DRIVABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11985427
|
Filing Dt:
|
11/15/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
SENSE AMPLIFIERS WITH HIGH VOLTAGE SWING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
11986331
|
Filing Dt:
|
11/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
NONVOLATILE STORAGE DEVICE AND CONTROL METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
11986332
|
Filing Dt:
|
11/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
MEMORY DEVICE AND PASSWORD STORING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
11986370
|
Filing Dt:
|
11/20/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
Semiconductor device and method of manufacturing the same
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11986385
|
Filing Dt:
|
11/20/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
ADDRESS/DATA MULTIPLEXED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11986509
|
Filing Dt:
|
11/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
HIGH SPEED CASCODE CIRCUIT WITH LOW POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11997464
|
Filing Dt:
|
01/31/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
MEMORY DEVICE WITH BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12002728
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
CONVEX SHAPED THIN-FILM TRANSISTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12004124
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
METHOD TO PREVENT ALLOY FORMATION WHEN FORMING LAYERED METAL OXIDES BY METAL OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2011
|
Application #:
|
12004676
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
REDUCTION OF DEFECTS FORMED ON THE SURFACE OF A SILICON OXYNITRIDE FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
12004919
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, METHOD OF CONTROLLING THE SAME, AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12004920
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2013
|
Application #:
|
12004960
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
HEAT DISSIPATION METHODS AND STRUCTURES FOR SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
12004969
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
01/29/2009
| | | | |
Title:
|
METHODS AND STRUCTURES FOR DISCHARGING PLASMA FORMED DURING THE FABRICATION OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12005869
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTIPLE STORAGE REGIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12005870
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
Semiconductor device and method of manufacturing the same
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
12006744
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
TABLE LOOKUP VOLTAGE COMPENSATION FOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12012388
|
Filing Dt:
|
02/01/2008
|
Publication #:
|
|
Pub Dt:
|
02/12/2009
| | | | |
Title:
|
FLIP-CHIP PACKAGE COVERED WITH TAPE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
12012389
|
Filing Dt:
|
02/01/2008
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
CHARGE PUMP TO SUPPLY VOLTAGE BANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12012390
|
Filing Dt:
|
02/01/2008
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
PROGRAM AND ERASE DISABLING CONTROL OF WPCAM BY DOUBLE CONTROLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12012849
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/07/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12014454
|
Filing Dt:
|
01/15/2008
|
Publication #:
|
|
Pub Dt:
|
07/16/2009
| | | | |
Title:
|
VOLTAGE BOOSTER BY ISOLATION AND DELAYED SEQUENTIAL DISCHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
12016674
|
Filing Dt:
|
01/18/2008
|
Publication #:
|
|
Pub Dt:
|
07/23/2009
| | | | |
Title:
|
RETARGETING OF A WRITE OPERATION RETRY IN THE EVENT OF A WRITE OPERATION FAILURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
12017693
|
Filing Dt:
|
01/22/2008
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
MEMORY WITH A CORE-BASED VIRTUAL GROUND AND DYNAMIC REFERENCE SENSING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12020316
|
Filing Dt:
|
01/25/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
ELECTRONIC DEVICE INCLUDING A GATE ELECTRODE HAVING PORTIONS WITH DIFFERENT CONDUCTIVITY TYPES AND A PROCESS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12020698
|
Filing Dt:
|
01/28/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
TRANSLATION TABLE COHERENCY MECAHANISM USING CACHE WAY AND SET INDEX WRITE BUFFERS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12022795
|
Filing Dt:
|
01/30/2008
|
Publication #:
|
|
Pub Dt:
|
07/30/2009
| | | | |
Title:
|
ELECTRONIC DEVICE HAVING A DOPED REGION WITH A GROUP 13 ATOM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12026296
|
Filing Dt:
|
02/05/1982
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
EXPANSION SLOTS FOR FLASH MEMORY BASED RANDOM ACCESS MEMORY SUBSYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2012
|
Application #:
|
12026299
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
WEAR LEVELING MECHANISM USING A DRAM BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12026302
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
PARTIAL ALLOCATE PAGING MECHANISM USING A CONTROLLER AND A BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12026362
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
MITIGATION OF FLASH MEMORY LATENCY AND BANDWIDTH LIMITATIONS VIA A WRITE ACTIVITY LOG AND BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
12026417
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/14/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR ADJUSTING REFERENCE LEVELS OF REFERENCE CELLS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12026421
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH ONO FILM ON LATERAL SURFACES OF GROOVE PORTIONS FORMED IN SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
12026425
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
09/04/2008
| | | | |
Title:
|
SEMICONDUCTOR MANUFACTURING EQUIPMENT AND MANUFACTURING METHOD OF THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12030485
|
Filing Dt:
|
02/13/2008
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
MEMORY DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12031458
|
Filing Dt:
|
02/14/2008
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
METHOD OF FORMING AN ELECTRONIC DEVICE INCLUDING FORMING FEATURES WITHIN A MASK AND A SELECTIVE REMOVAL PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2015
|
Application #:
|
12032444
|
Filing Dt:
|
02/15/2008
|
Publication #:
|
|
Pub Dt:
|
02/26/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A SEMICONDUCTOR CHIP MOUNTED ON AN INSULATOR FILM AND COUPLED WITH A WIRING LAYER, AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2011
|
Application #:
|
12034316
|
Filing Dt:
|
02/20/2008
|
Publication #:
|
|
Pub Dt:
|
08/20/2009
| | | | |
Title:
|
DECODING SYSTEM CAPABLE OF CHARGING PROTECTION FOR FLASH MEMORY DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12038059
|
Filing Dt:
|
02/27/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
SECURE DATA TRANSFER AFTER AUTHENTICATION BETWEEN MEMORY AND A REQUESTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
12039511
|
Filing Dt:
|
02/28/2008
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
12039941
|
Filing Dt:
|
02/29/2008
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
MEMORY DEVICE AND CHIP SET PROCESSOR PAIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12044851
|
Filing Dt:
|
03/07/2008
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12048474
|
Filing Dt:
|
03/14/2008
|
Publication #:
|
|
Pub Dt:
|
09/17/2009
| | | | |
Title:
|
USING LPDDR1 BUS AS TRANSPORT LAYER TO COMMUNICATE TO FLASH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
12048549
|
Filing Dt:
|
03/14/2008
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
METHOD FOR FORMING BIT LINES FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
12049089
|
Filing Dt:
|
03/14/2008
|
Publication #:
|
|
Pub Dt:
|
09/18/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH ONO FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12049900
|
Filing Dt:
|
03/17/2008
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12050544
|
Filing Dt:
|
03/18/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
WIRELESS MASS STORAGE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
12054081
|
Filing Dt:
|
03/24/2008
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
DUAL BIT FLASH MEMORY DEVICES AND METHODS FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12054740
|
Filing Dt:
|
03/25/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
SECURE MANAGEMENT OF MEMORY REGIONS IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
12055141
|
Filing Dt:
|
03/25/2008
|
Publication #:
|
|
Pub Dt:
|
07/17/2008
| | | | |
Title:
|
AUTOMATED LOADING/UNLOADING OF DEVICES FOR BURN-IN TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12056562
|
Filing Dt:
|
03/27/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
FUEL CELL CATALYST REGENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2010
|
Application #:
|
12057203
|
Filing Dt:
|
03/27/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
BITLINE VOLTAGE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2010
|
Application #:
|
12058471
|
Filing Dt:
|
03/28/2008
|
Publication #:
|
|
Pub Dt:
|
10/09/2008
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE, NON-VOLATILE MEMORY SYSTEM AND CONTROL METHOD FOR THE NON-VOLATILE MEMORY DEVICE IN WHICH DRIVING ABILITY OF A SELECTOR TRANSISTOR IS VARIED
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
12059784
|
Filing Dt:
|
03/31/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
OPERATING SYSTEM BASED DRAM / FLASH MANAGEMENT SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
12059795
|
Filing Dt:
|
03/31/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
MEMORY RESOURCE MANAGEMENT FOR A FLASH AWARE KERNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
12059809
|
Filing Dt:
|
03/07/1987
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
FLASH MEMORY USABILITY ENHANCEMENTS IN MAIN MEMORY APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12059816
|
Filing Dt:
|
03/31/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
FLASH MEMORY AND OPERATING SYSTEM KERNEL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2010
|
Application #:
|
12060710
|
Filing Dt:
|
04/01/2008
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
NONVOLATILE MEMORY DEVICE AND METHOD TO CONTROL THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12072588
|
Filing Dt:
|
02/27/2008
|
Publication #:
|
|
Pub Dt:
|
08/27/2009
| | | | |
Title:
|
DIODE AND RESISTIVE MEMORY DEVICE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12080311
|
Filing Dt:
|
04/02/2008
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
CONNECTIONS FOR ELECTRONIC DEVICES ON DOUBLE-SIDED CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2014
|
Application #:
|
12082988
|
Filing Dt:
|
04/16/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
METHOD OF IMPROVING ADHESION OF DIELECTRIC CAP TO COPPER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12098248
|
Filing Dt:
|
04/04/2008
|
Publication #:
|
|
Pub Dt:
|
01/22/2009
| | | | |
Title:
|
SEMICONDUCTOR DEVICE SEALED IN A RESIN SECTION AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
12102488
|
Filing Dt:
|
04/14/2008
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
METHOD OF FORMING AN ELECTRONIC DEVICE INCLUDING FORMING A CHARGE STORAGE ELEMENT IN A TRENCH OF A WORKPIECE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12105208
|
Filing Dt:
|
04/17/2008
|
Publication #:
|
|
Pub Dt:
|
10/22/2009
| | | | |
Title:
|
USE OF SILICON-RICH NITRIDE IN A FLASH MEMORY DEVICE
|
|