Total properties:
13
|
|
Patent #:
|
|
Issue Dt:
|
12/27/1994
|
Application #:
|
07880139
|
Filing Dt:
|
05/07/1992
|
Title:
|
HIGHLY HEAT-RESISTANT POSITIVE RESISTS COMPRISING END-CAPPED HYDROXYPOLYAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08549884
|
Filing Dt:
|
10/27/1995
|
Title:
|
BORDERLESS CONTACT ETCH PROCESS WITH SIDEWALL SPACER AND SELECTIVE ISOTROPIC ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08688345
|
Filing Dt:
|
07/30/1996
|
Title:
|
DEEP TRENCH CELL CAPACITOR WITH INVERTING COUNTER ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08704064
|
Filing Dt:
|
08/28/1996
|
Title:
|
PREPARATION OF POLY-O-HYDROXYAMIDES AND POLY O-MERCAPTOAMIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08939546
|
Filing Dt:
|
09/29/1997
|
Title:
|
APPARATUS AND METHOD FOR IMPLEMENTING A BANK INTERLOCK SCHEME AND RELATED TEST MODE FOR MULTIBANK MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
08940897
|
Filing Dt:
|
09/30/1997
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
MEMORY CELL FOR DYNAMIC RANDOM ACCESS MEMORY (DRAM)
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09022686
|
Filing Dt:
|
02/12/1998
|
Title:
|
MANUFACTURING PROCESS FOR A RAISED CAPACITOR ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09093797
|
Filing Dt:
|
06/09/1998
|
Title:
|
INTEGRATED CIRCUIT WITH IMPROVED OFF CHIP DRIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
09093904
|
Filing Dt:
|
06/08/1998
|
Title:
|
DRAM CELL WITH TRANSFER DEVICE EXTENDING ALONG PERIMETER OF TRENCH STORAGE CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09311120
|
Filing Dt:
|
05/13/1999
|
Title:
|
CIRCUIT CONFIGURATION FOR PRODUCING COMPLEMENTARY SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09385931
|
Filing Dt:
|
08/30/1999
|
Title:
|
ULTRA COMPACT DRAM CELL AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09598376
|
Filing Dt:
|
06/21/2000
|
Title:
|
METHOD OF REDUCING POST-DEVELOPMENT DEFECTS IN AND AROUND OPENINGS FORMED IN PHOTORESIST BY USE OF NON-PATTERNED EXPOSURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09773221
|
Filing Dt:
|
01/31/2001
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
Title:
|
Memory component with short access time
|
|