skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:024741/0706   Pages: 6
Recorded: 07/28/2010
Attorney Dkt #:GFS
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 15
1
Patent #:
Issue Dt:
02/02/2010
Application #:
11028421
Filing Dt:
01/03/2005
Publication #:
Pub Dt:
07/06/2006
Title:
MASK AND METHOD TO PATTERN CHROMELESS PHASE LITHOGRAPHY CONTACT HOLE
2
Patent #:
Issue Dt:
03/09/2010
Application #:
11297532
Filing Dt:
12/07/2005
Publication #:
Pub Dt:
06/07/2007
Title:
ANGLED-WEDGE CHROME-FACE WALL FOR INTENSITY BALANCE OF ALTERNATING PHASE SHIFT MASK
3
Patent #:
Issue Dt:
01/26/2010
Application #:
11832642
Filing Dt:
08/01/2007
Publication #:
Pub Dt:
11/22/2007
Title:
INTEGRATED CIRCUIT SHIELD STRUCTURE
4
Patent #:
Issue Dt:
09/18/2012
Application #:
12537268
Filing Dt:
08/07/2009
Publication #:
Pub Dt:
02/10/2011
Title:
LOCALIZED ANNEAL
5
Patent #:
Issue Dt:
12/25/2012
Application #:
12537269
Filing Dt:
08/07/2009
Publication #:
Pub Dt:
02/10/2011
Title:
DEFECT MONITORING IN SEMICONDUCTOR DEVICE FABRICATION
6
Patent #:
Issue Dt:
02/07/2012
Application #:
12550407
Filing Dt:
08/31/2009
Publication #:
Pub Dt:
03/03/2011
Title:
ASYMMETRICAL TRANSISTOR DEVICE AND METHOD OF FABRICATION
7
Patent #:
Issue Dt:
12/03/2013
Application #:
12568658
Filing Dt:
09/28/2009
Publication #:
Pub Dt:
03/31/2011
Title:
RELIABLE INTERCONNECT FOR SEMICONDUCTOR DEVICE
8
Patent #:
Issue Dt:
10/16/2012
Application #:
12621510
Filing Dt:
11/19/2009
Publication #:
Pub Dt:
05/19/2011
Title:
DEFECT DETECTION RECIPE DEFINITION
9
Patent #:
Issue Dt:
05/15/2012
Application #:
12621513
Filing Dt:
11/19/2009
Publication #:
Pub Dt:
05/19/2011
Title:
TEST CHIPLETS FOR DEVICES
10
Patent #:
Issue Dt:
02/11/2014
Application #:
12621527
Filing Dt:
11/19/2009
Publication #:
Pub Dt:
05/19/2011
Title:
CONTROL GATE
11
Patent #:
Issue Dt:
09/10/2013
Application #:
12650561
Filing Dt:
12/31/2009
Publication #:
Pub Dt:
06/30/2011
Title:
MEMORY CELL WITH IMPROVED RETENTION
12
Patent #:
Issue Dt:
10/16/2012
Application #:
12651487
Filing Dt:
01/04/2010
Publication #:
Pub Dt:
07/07/2011
Title:
HYBRID TRANSISTOR
13
Patent #:
Issue Dt:
08/23/2011
Application #:
12693405
Filing Dt:
01/25/2010
Publication #:
Pub Dt:
05/13/2010
Title:
METHOD OF FABRICATION AN INTEGRATED CIRCUIT
14
Patent #:
Issue Dt:
11/15/2011
Application #:
12695167
Filing Dt:
01/28/2010
Publication #:
Pub Dt:
08/05/2010
Title:
MASK AND METHOD TO PATTERN CHROMELESS PHASE LITHOGRAPHY CONTACT HOLE
15
Patent #:
Issue Dt:
10/11/2011
Application #:
12696067
Filing Dt:
01/29/2010
Publication #:
Pub Dt:
08/05/2010
Title:
ANGLED-WEDGE CHROME-FACE WALL FOR INTENSITY BALANCE OF ALTERNATING PHASE SHIFT MASK
Assignor
1
Exec Dt:
01/15/2010
Assignee
1
60 WOODLANDS INDUSTRIAL PARK D, STREET TWO
SINGAPORE, SINGAPORE 199591
Correspondence name and address
HORIZON IP PTE LTD
7500A BEACH ROAD
#04-306/308 THE PLAZA
SINGAPORE, 199591 SINGAPORE

Search Results as of: 05/14/2024 07:29 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT