Total properties:
713
Page
4
of
8
Pages:
1 2 3 4 5 6 7 8
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
09733075
|
Filing Dt:
|
12/11/2000
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT FOR DRIVING LIQUID CRYSTAL PANEL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09737502
|
Filing Dt:
|
12/18/2000
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
Title:
|
IMAGE PROCESSOR CAPABLE OF EDGE ENHANCEMENT IN SATURATED REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09764162
|
Filing Dt:
|
01/19/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
DATA PROCESSING APPARATUS, METHOD AND PROGRAM PRODUCT FOR COMPENSATING FOR PHOTO PROXIMITY EFFECT WITH REDUCED DATA AMOUNT, AND PHOTOMASK FABRICATED USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09768297
|
Filing Dt:
|
01/25/2001
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
Title:
|
CENTRAL PROCESSING UNIT AND SYSTEM COUNTING INSTRUCTIONS IN A QUEUE STORAGE AND OUTPUTTING A FETCH REQUEST WHEN THE COUNT VALUE IS 0 OR 1 TO PRODUCE A NEXT INSTRUCTION ADDRESS OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09768348
|
Filing Dt:
|
01/25/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
CACHE SYSTEM WITH LIMITED NUMBER OF TAG MEMORY ACCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09768363
|
Filing Dt:
|
01/25/2001
|
Publication #:
|
|
Pub Dt:
|
02/21/2002
| | | | |
Title:
|
Method and apparatus for compactly storing instruction codes
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09768365
|
Filing Dt:
|
01/25/2001
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
Title:
|
METHOD OF DESIGNING LAYOUT OF SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09769528
|
Filing Dt:
|
01/26/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
METHOD AND DEVICE FOR ANALYZING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09771693
|
Filing Dt:
|
01/30/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR MODIFYING FLATTENED DATA OF DESIGNED CIRCUIT PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
09775639
|
Filing Dt:
|
02/05/2001
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
Title:
|
CHARGE COUPLED DEVICE FOR OUTPUTTING IMAGE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
09775653
|
Filing Dt:
|
02/05/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
PLASMA ETCHING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
09778775
|
Filing Dt:
|
02/08/2001
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
Title:
|
IEEE-1394 STANDARDIZED APPARATUS AND CONFIGURATION METHOD THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
09778837
|
Filing Dt:
|
02/08/2001
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
Title:
|
ABNORMALITY DETECTION DEVICE FOR DETECTING AN ABNORMALITY IN A COMMUNICATION BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09789490
|
Filing Dt:
|
02/22/2001
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
Title:
|
METHOD OF DESIGNING A LAYOUT OF AN LSI CHIP, AND A COMPUTER PRODUCT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09790698
|
Filing Dt:
|
02/23/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
MICROCONTROLLER WITH IMPROVED ACCESS EFFICIENCY OG INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
09791874
|
Filing Dt:
|
02/26/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
PROCESSOR CAPABLE OF ENABLING/DISABLING MEMORY ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
09793539
|
Filing Dt:
|
02/27/2001
|
Publication #:
|
|
Pub Dt:
|
04/04/2002
| | | | |
Title:
|
BACKUP SYSTEM AND DUPLICATING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09809113
|
Filing Dt:
|
03/16/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
CHARGED PARTICLE BEAM EXPOSURE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09812552
|
Filing Dt:
|
03/21/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
METHOD OF DESIGNING WIRING FOR POWER SOURCES IN A SEMICONDUCTOR CHIP, AND A COMPUTER PRODUCT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
09814758
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
APPARATUS FOR CHANGING PULSE WIDTH MODULATION AT DESIRED TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09815049
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
CHARGE CIRCUIT THAT PERFORMS CHARGE CONTROL BY COMPARING A PLURALITY OF BATTERY VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09815053
|
Filing Dt:
|
03/23/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
METHOD FOR DESIGNING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09826913
|
Filing Dt:
|
04/06/2001
|
Publication #:
|
|
Pub Dt:
|
08/16/2001
| | | | |
Title:
|
CHARGED-PARTICLE-BEAM EXPOSURE DEVICE AND CHARGED-PARTICLE-BEAM EXPOSURE METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09865679
|
Filing Dt:
|
05/29/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
09906797
|
Filing Dt:
|
07/18/2001
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
Title:
|
ANALOG TO DIGITAL CONVERTER WITH ENCODER CIRCUIT AND TESTING METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09906816
|
Filing Dt:
|
07/18/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
ANALOG TO DIGITAL CONVERTER WITH ENCODER CIRCUIT AND TESTING METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
09911624
|
Filing Dt:
|
07/25/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
PACKET TRANSMISSION SYSTEM IN WHICH PACKET IS TRANSFERRED WITHOUT REPLACING ADDRESS IN THE PACKET
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
09917756
|
Filing Dt:
|
07/31/2001
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
Method of encoding moving picture data
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09928355
|
Filing Dt:
|
08/14/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
SYSTEM LSI HAVING COMMUNICATION FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09933765
|
Filing Dt:
|
08/22/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
DMA CONTROL SYSTEM ENABLING FLYBY TRANSFER TO SYNCHRONOUS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
09945697
|
Filing Dt:
|
09/05/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
SIMD SUM OF PRODUCT ARITHMETIC METHOD AND CIRCUIT, AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EQUIPPED WITH THE SIMD SUM OF PRODUCT ARITHMETIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09949088
|
Filing Dt:
|
09/10/2001
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
DELAY CHARACTERISTIC ANALYZING METHOD AND DELAY CHARACTERISTIC ANALYZING SYSTEM FOR A CUSTOM LSI
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2005
|
Application #:
|
09960519
|
Filing Dt:
|
09/24/2001
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
MICROCOMPUTER WITH DEBUG SUPPORTING FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
09962118
|
Filing Dt:
|
09/26/2001
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
PACKET TRANSFER DEVICE, SEMICONDUCTOR DEVICE AND PACKET TRANSFER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09962584
|
Filing Dt:
|
09/26/2001
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DUMMY PATTERN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
09968519
|
Filing Dt:
|
10/02/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
METHOD OF CONSTRUCTING NETWORK TOPOLOGY AND INTERFACE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09968782
|
Filing Dt:
|
10/03/2001
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
SEGMENTED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
09973767
|
Filing Dt:
|
10/11/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
DIFFERENTIAL SIGNAL OUTPUT APPARATUS, SEMICONDUCTOR INTEGRATED CIRCUIT APPARATUS HAVING THE DIFFERENTIAL SIGNAL OUTPUT APPARATUS, AND DIFFERENTIAL SIGNAL TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09983185
|
Filing Dt:
|
10/23/2001
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR DESIGNING A CLOCK DISTRIBUTING CIRCUIT, AND COMPUTER READABLE STORAGE MEDIUM STORING A DESIGN PROGRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
09985766
|
Filing Dt:
|
11/06/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
Method and processor for initializing a plurality of non-overlapping areas with associated flags and signals
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09987279
|
Filing Dt:
|
11/14/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
REDUCING JITTER IN MIXED-SIGNAL INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10000036
|
Filing Dt:
|
12/04/2001
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
PROCESSING HIGH-SPEED DIGITAL SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10000089
|
Filing Dt:
|
12/04/2001
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
Title:
|
TESTING APPARATUS AND TESTING METHOD FOR AN INTEGRATED CIRCUIT, AND INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10012391
|
Filing Dt:
|
12/12/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
METHOD OF REDUCING FLICKER NOISES OF X-Y ADDRESS TYPE SOLID-STATE IMAGE PICKUP DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10017321
|
Filing Dt:
|
12/18/2001
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
DIRECT MEMORY ACCESS CONTROLLER, AND DIRECT MEMORY ACCESS CONTROL METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10021090
|
Filing Dt:
|
12/19/2001
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
Title:
|
DEVICE FOR OUTPUTTING COMMUNICATION-LINE DATA TO TERMINAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
10033798
|
Filing Dt:
|
01/03/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING CLOCK MODULATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10033938
|
Filing Dt:
|
01/03/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
METHOD FOR LAYOUT DESIGN AND TIMING ADJUSTMENT OF LOGICALLY DESIGNED INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10036539
|
Filing Dt:
|
01/07/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
MEMORY CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
10043138
|
Filing Dt:
|
01/14/2002
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
MEMORY ACCESS METHODS AND DEVICES FOR USE WITH RANDOM ACCESS MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10056072
|
Filing Dt:
|
03/26/2002
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
LATCH CIRCUIT HAVING REDUCED INPUT/OUTPUT LOAD MEMORY AND SEMICONDUCTOR CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10057867
|
Filing Dt:
|
01/29/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
MICROCONTROLLER WITH DEBUG SUPPORT UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
10058990
|
Filing Dt:
|
01/30/2002
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
LAYOUT DESIGNING METHOD OF A DISPALY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10060261
|
Filing Dt:
|
02/01/2002
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
FORMAL VERIFICATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
10061156
|
Filing Dt:
|
02/04/2002
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10073246
|
Filing Dt:
|
02/13/2002
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
EXPOSURE METHOD UTILIZING OPTICAL PROXIMITY CORRECTED EXPOSURE PATTERNS, AN APPARATUS FOR GENERATING OPTICAL PROXIMITY CORRECTED EXPOSURE DATA, AND AN EXPOSURE APPARATUS FOR OPTICAL PROXIMITY CORRECTED EXPOSURE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10073490
|
Filing Dt:
|
02/13/2002
|
Publication #:
|
|
Pub Dt:
|
01/09/2003
| | | | |
Title:
|
METHOD OF AND CIRCUIT FOR CONTROLLING A CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
10078442
|
Filing Dt:
|
02/21/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
CURRENT-VOLTAGE CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10079405
|
Filing Dt:
|
02/22/2002
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
PACKET TRANSFER DEVICE, SEMICONDUCTOR DEVICE, AND PACKET TRANSFER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10079545
|
Filing Dt:
|
02/22/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
LSI LAYOUT METHOD AND APPARATUS FOR CELL ARRANGEMENT IN WHICH TIMING IS PRIORITIZED
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10079903
|
Filing Dt:
|
02/22/2002
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH HARDWARE MECHANISM FOR PROPER CLOCK CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
10080564
|
Filing Dt:
|
02/25/2002
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
IMAGE RECORDING APPARATUS AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10090822
|
Filing Dt:
|
03/06/2002
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10090826
|
Filing Dt:
|
03/06/2002
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
CONTROL DEVICE FOR SEMICONDUCTOR MEMORY DEVICE AND METHOD OF CONTROLLING SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
10091432
|
Filing Dt:
|
03/07/2002
|
Publication #:
|
|
Pub Dt:
|
02/13/2003
| | | | |
Title:
|
ANALOG SIGNAL CONTROL METHOD, ANALOG SIGNAL CONTROLLER, AND AUTOMATIC GAIN CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10095568
|
Filing Dt:
|
03/13/2002
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
Title:
|
MICROPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10097374
|
Filing Dt:
|
03/15/2002
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
Title:
|
APPARATUS FOR DRAWING DOTTED LINES HAVING NATURAL APPEARANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10098151
|
Filing Dt:
|
03/15/2002
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
DEVELOPMENT SYSTEM OF MICROPROCESSOR FOR APPLICATION PROGRAM INCLUDING INTEGER DIVISION OR INTEGER REMAINDER OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10101271
|
Filing Dt:
|
03/20/2002
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
Title:
|
METHOD OF ACQUIRING SCAN CHAIN REORDER INFORMATION, AND COMPUTER PRODUCT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10101356
|
Filing Dt:
|
03/20/2002
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
Title:
|
HOME GATEWAY APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10101777
|
Filing Dt:
|
03/21/2002
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10102738
|
Filing Dt:
|
03/22/2002
|
Publication #:
|
|
Pub Dt:
|
03/13/2003
| | | | |
Title:
|
RECEIVING UNIT, RECEIVING METHOD AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10102739
|
Filing Dt:
|
03/22/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE FOR COMPRESSING VIDEO SIGNALS WITH COPY PROTECTION INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10102796
|
Filing Dt:
|
03/22/2002
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
Title:
|
PACKET TRANSFER APPARATUS HAVING NETWORK ADDRESS TRANSLATION CIRCUIT WHICH ENABLES HIGH-SPEED ADDRESS TRANSLATION DURING PACKET RECEPTION PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10102814
|
Filing Dt:
|
03/22/2002
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
RECEIVING UNIT, RECEIVING METHOD AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10103195
|
Filing Dt:
|
03/22/2002
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PROVIDED WITH FUSE AND METHOD OF DISCONNECTING FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10103894
|
Filing Dt:
|
03/25/2002
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
Title:
|
FERROELECTRIC CAPACITOR AND A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10105156
|
Filing Dt:
|
03/26/2002
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
SYSTEM FOR EVALUATING TARGET BOARD BY USING EVALUATION MICROCOMPUTER IN WHICH STRORAGE OF ENVIRONMENT DATA ARE POWERED BY EVALUATION TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10105191
|
Filing Dt:
|
03/26/2002
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
RECEIVING UNIT AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
10105215
|
Filing Dt:
|
03/26/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
VIDEO DECODING DEVICE AND METHOD, AND PROGRAM PRODUCT THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10108341
|
Filing Dt:
|
03/29/2002
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
OPERATIONAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10108342
|
Filing Dt:
|
03/29/2002
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
MOBILE UNIT IDENTIFICATION APPARATUS AND METHOD AND APPARATUS FOR AUTOMATICALLY WARNING TO MOBILE UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2008
|
Application #:
|
10114046
|
Filing Dt:
|
04/03/2002
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
Title:
|
DRAWING DEVICE AND INFORMATION PROCESSING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2007
|
Application #:
|
10120374
|
Filing Dt:
|
04/12/2002
|
Publication #:
|
|
Pub Dt:
|
12/26/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROCESSING PICTURES OF MOBILE OBJECT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10121601
|
Filing Dt:
|
04/15/2002
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
10121842
|
Filing Dt:
|
04/15/2002
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10133590
|
Filing Dt:
|
04/29/2002
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
Title:
|
WAVELENGTH-INDEPENDENT EXPOSURE PATTERN GENERATION METHOD AND EXPOSURE PATTERN GENERATION SYSTEM FOR LITHOGRAPHY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10138296
|
Filing Dt:
|
05/06/2002
|
Publication #:
|
|
Pub Dt:
|
02/06/2003
| | | | |
Title:
|
WIRING LAYOUT METHOD OF INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2007
|
Application #:
|
10154848
|
Filing Dt:
|
05/28/2002
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
Title:
|
FILE SYSTEM FOR ENABLING THE RESTORATION OF A DEFFECTIVE FILE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10157992
|
Filing Dt:
|
05/31/2002
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
PROCESSOR AND METHOD OF BOOTING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10158918
|
Filing Dt:
|
06/03/2002
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
SWITCHING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
10186997
|
Filing Dt:
|
07/02/2002
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
SPLIT-MOLD AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE BY USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10209927
|
Filing Dt:
|
08/02/2002
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR AUTOMATIC WIRING DESIGN BETWEEN BLOCK CIRCUITS OF INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10223468
|
Filing Dt:
|
08/20/2002
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
DEVICE AND METHOD FOR CHECKING BOOT ERROR IN INTERMITTENT RECEIVING OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
10245738
|
Filing Dt:
|
09/18/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
PRODUCTION MANAGEMENT NETWORK SYSTEM, PRODUCTION MANAGEMENT METHOD AND RECORDING MEDIUM HAVING RECORDED PRODUCTION MANAGEMENT PROGRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10262673
|
Filing Dt:
|
10/02/2002
|
Publication #:
|
|
Pub Dt:
|
05/22/2003
| | | | |
Title:
|
IMAGE DRAWING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10263071
|
Filing Dt:
|
10/03/2002
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
INTEGRATED LOGIC CIRCUIT AND HIERARCHICAL DESIGN METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10263200
|
Filing Dt:
|
10/03/2002
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
APPARATUS FOR WRITING DATA AND METHOD FOR GENERATING DVD FORMAT DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
10270111
|
Filing Dt:
|
10/15/2002
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
HOLD TIME ERROR CORRECTION METHOD AND CORRECTION PROGRAM FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10281961
|
Filing Dt:
|
10/29/2002
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
DATA PROCESSING METHOD AND APPARATUS, RETICLE MASK,EXPOSING METHOD AND APPARATUS, AND RECORDING MEDIUM
|
|