Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 024822/0560 | |
| Pages: | 3 |
| | Recorded: | 08/11/2010 | | |
| Attorney Dkt #: | 364842US41PCT |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12866821
|
Filing Dt:
|
08/09/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/16/2010
| | | | |
|
Title:
|
SRAM MEMORY CELL WITH DOUBLE GATE TRANSISTORS PROVIDED WITH MEANS TO IMPROVE THE WRITE MARGIN
|
|
|
Assignee
|
|
|
|
|
| 25, RUE LEBLANC BATIMENT "LE PONANT D" |
| PARIS, FRANCE 75015 |
|
|
Correspondence name and address
|
| |
OBLON, SPIVAK, ET AL.
|
| |
1940 DUKE STREET
|
| |
ALEXANDRIA, VA 22314
|
Search Results as of:
05/14/2024 08:17 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
