skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:024915/0759   Pages: 18
Recorded: 09/01/2010
Attorney Dkt #:35778
Conveyance: SECURITY AGREEMENT
Total properties: 241
Page 1 of 3
Pages: 1 2 3
1
Patent #:
Issue Dt:
03/23/2010
Application #:
10347752
Filing Dt:
01/22/2003
Publication #:
Pub Dt:
08/14/2003
Title:
SYSTEM AND METHOD FOR HANDLING ASYNCHRONOUS DATA IN A WIRELESS NETWORK
2
Patent #:
Issue Dt:
02/02/2010
Application #:
10426560
Filing Dt:
04/30/2003
Publication #:
Pub Dt:
12/09/2004
Title:
SEMICONDUCTOR DEVICE AND METHOD UTILIZING VARIABLE MODE CONTROL WITH BLOCK CIPHERS
3
Patent #:
Issue Dt:
03/02/2010
Application #:
10433855
Filing Dt:
06/06/2003
Publication #:
Pub Dt:
02/26/2004
Title:
MULTIPATH COMMUNICATIONS RECEIVER
4
Patent #:
Issue Dt:
01/26/2010
Application #:
10507157
Filing Dt:
10/13/2005
Publication #:
Pub Dt:
03/16/2006
Title:
INFORMATION COMMUNICATION CONTROLLER INTERFACE APPARATUS AND METHOD
5
Patent #:
Issue Dt:
01/26/2010
Application #:
10596367
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
01/15/2009
Title:
A MULTIMODE DECODER
6
Patent #:
Issue Dt:
02/16/2010
Application #:
10969498
Filing Dt:
10/20/2004
Publication #:
Pub Dt:
04/20/2006
Title:
INFRARED ADAPTER WITH DATA PACKET THROTTLE
7
Patent #:
Issue Dt:
03/23/2010
Application #:
11085995
Filing Dt:
03/22/2005
Publication #:
Pub Dt:
09/28/2006
Title:
METHOD AND SYSTEM FOR COMMUNICATING WITH MEMORY DEVICES UTILIZING SELECTED TIMING PARAMETERS FROM A TIMING TABLE
8
Patent #:
Issue Dt:
03/23/2010
Application #:
11095447
Filing Dt:
03/31/2005
Publication #:
Pub Dt:
10/05/2006
Title:
SYSTEM AND METHOD FOR BAD PIXEL REPLACEMENT IN IMAGE PROCESSING
9
Patent #:
Issue Dt:
02/23/2010
Application #:
11101258
Filing Dt:
04/06/2005
Publication #:
Pub Dt:
10/12/2006
Title:
EYE CENTER RETRAINING SYSTEM AND METHOD
10
Patent #:
Issue Dt:
03/23/2010
Application #:
11118230
Filing Dt:
04/28/2005
Publication #:
Pub Dt:
11/02/2006
Title:
LOGIC THRESHOLD ACQUISITION CIRCUITS AND METHODS USING REVERSED PEAK DETECTORS
11
Patent #:
Issue Dt:
01/19/2010
Application #:
11156396
Filing Dt:
06/20/2005
Publication #:
Pub Dt:
01/04/2007
Title:
SUPPRESSED CARRIER QUADRATURE PULSE MODULATOR
12
Patent #:
Issue Dt:
02/02/2010
Application #:
11166503
Filing Dt:
06/24/2005
Publication #:
Pub Dt:
12/28/2006
Title:
INTEGRATED CIRCUIT WITH MEMORY-LESS PAGE TABLE
13
Patent #:
Issue Dt:
01/05/2010
Application #:
11183778
Filing Dt:
07/19/2005
Publication #:
Pub Dt:
12/01/2005
Title:
AGILE CLOCK MECHANISM AND METHOD FOR ULTRAWIDE BANDWIDTH COMMUNICATIONS SYSTEM
14
Patent #:
Issue Dt:
01/05/2010
Application #:
11188588
Filing Dt:
07/25/2005
Publication #:
Pub Dt:
01/25/2007
Title:
ELECTRONIC DEVICE INCLUDING GATE LINES, BIT LINES, OR A COMBINATION THEREOF
15
Patent #:
Issue Dt:
01/19/2010
Application #:
11198383
Filing Dt:
08/05/2005
Publication #:
Pub Dt:
02/16/2006
Title:
DIGITAL ADAPTIVE FEEDFORWARD HARMONIC DISTORTION COMPENSATION FOR DIGITALLY CONTROLLED POWER STAGE
16
Patent #:
Issue Dt:
01/26/2010
Application #:
11199576
Filing Dt:
08/08/2005
Publication #:
Pub Dt:
02/08/2007
Title:
CONVOLUTION OPERATION IN A MULTI-MODE WIRELESS PROCESSING SYSTEM
17
Patent #:
Issue Dt:
01/26/2010
Application #:
11237346
Filing Dt:
09/27/2005
Publication #:
Pub Dt:
03/29/2007
Title:
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING ACTIVE REGIONS AND GATE ELECTRODES OF DIFFERENT COMPOSITIONS OVERLYING THE ACTIVE REGIONS
18
Patent #:
Issue Dt:
01/05/2010
Application #:
11239350
Filing Dt:
09/30/2005
Publication #:
Pub Dt:
04/05/2007
Title:
METHOD AND SYSTEM FOR ESTIMATING FREQUENCY OFFSETS
19
Patent #:
Issue Dt:
01/26/2010
Application #:
11240314
Filing Dt:
09/30/2005
Publication #:
Pub Dt:
04/05/2007
Title:
NICAM PROCESSING METHOD
20
Patent #:
Issue Dt:
02/16/2010
Application #:
11252723
Filing Dt:
10/19/2005
Publication #:
Pub Dt:
04/19/2007
Title:
APPARATUS AND METHOD FOR SWITCHING CLOCKS WHILE PREVENTING GLITCHES AND DATA LOSS
21
Patent #:
Issue Dt:
02/23/2010
Application #:
11257932
Filing Dt:
10/25/2005
Publication #:
Pub Dt:
04/26/2007
Title:
SYSTEM AND METHOD FOR MEMORY ARRAY ACCESS WITH FAST ADDRESS DECODER
22
Patent #:
Issue Dt:
03/23/2010
Application #:
11287551
Filing Dt:
11/22/2005
Publication #:
Pub Dt:
05/24/2007
Title:
RADIO RECEIVER, SYSTEM ON A CHIP INTEGRATED CIRCUIT AND METHODS FOR USE THEREWITH
23
Patent #:
Issue Dt:
03/02/2010
Application #:
11287570
Filing Dt:
11/22/2005
Publication #:
Pub Dt:
05/24/2007
Title:
RADIO RECEIVER, SYSTEM ON A CHIP INTEGRATED CIRCUIT AND METHODS FOR USE THEREWITH
24
Patent #:
Issue Dt:
02/02/2010
Application #:
11287571
Filing Dt:
11/22/2005
Publication #:
Pub Dt:
05/24/2007
Title:
RADIO RECEIVER, SYSTEM ON A CHIP INTEGRATED CIRCUIT AND METHODS FOR USE THEREWITH
25
Patent #:
Issue Dt:
03/09/2010
Application #:
11294663
Filing Dt:
12/05/2005
Publication #:
Pub Dt:
06/07/2007
Title:
LOW NOISE, LOW DISTORTION RADIO RECEIVER FRONT-END
26
Patent #:
Issue Dt:
03/16/2010
Application #:
11300077
Filing Dt:
12/14/2005
Publication #:
Pub Dt:
06/14/2007
Title:
BACK-GATED SEMICONDUCTOR DEVICE WITH A STORAGE LAYER AND METHODS FOR FORMING THEREOF
27
Patent #:
Issue Dt:
03/23/2010
Application #:
11302007
Filing Dt:
12/09/2005
Publication #:
Pub Dt:
06/14/2007
Title:
ELECTRONIC APPARATUS INTERCONNECT ROUTING AND INTERCONNECT ROUTING METHOD FOR MINIMIZING PARASITIC RESISTANCE
28
Patent #:
Issue Dt:
01/05/2010
Application #:
11312852
Filing Dt:
12/19/2005
Publication #:
Pub Dt:
06/21/2007
Title:
NON-VOLATILE SOLID-STATE MEMORY CONTROLLER
29
Patent #:
Issue Dt:
03/30/2010
Application #:
11342102
Filing Dt:
01/27/2006
Publication #:
Pub Dt:
08/02/2007
Title:
METHOD OF FORMING A SEMICONDUCTOR ISOLATION TRENCH
30
Patent #:
Issue Dt:
03/16/2010
Application #:
11349874
Filing Dt:
02/08/2006
Publication #:
Pub Dt:
08/09/2007
Title:
ADAPTIVE VARIABLE LENGTH PULSE SYNCHRONIZER
31
Patent #:
Issue Dt:
03/30/2010
Application #:
11350487
Filing Dt:
02/09/2006
Publication #:
Pub Dt:
08/09/2007
Title:
MASS STORAGE DEVICE, MASS STORAGE CONTROLLER AND METHODS FOR USE THEREWITH
32
Patent #:
Issue Dt:
02/02/2010
Application #:
11360336
Filing Dt:
02/23/2006
Publication #:
Pub Dt:
08/23/2007
Title:
CAP LAYER FOR AN ALUMINUM COPPER BOND PAD
33
Patent #:
Issue Dt:
02/23/2010
Application #:
11361625
Filing Dt:
02/24/2006
Publication #:
Pub Dt:
08/30/2007
Title:
LOW VOLTAGE OUTPUT BUFFER AND METHOD FOR BUFFERING DIGITAL OUTPUT DATA
34
Patent #:
Issue Dt:
03/09/2010
Application #:
11362214
Filing Dt:
02/24/2006
Publication #:
Pub Dt:
08/30/2007
Title:
SYNCHRONIZATION FOR OFDM SIGNALS
35
Patent #:
Issue Dt:
03/02/2010
Application #:
11369513
Filing Dt:
03/06/2006
Publication #:
Pub Dt:
09/06/2007
Title:
TREATMENT FOR REDUCTION OF LINE EDGE ROUGHNESS
36
Patent #:
Issue Dt:
01/26/2010
Application #:
11377993
Filing Dt:
03/17/2006
Publication #:
Pub Dt:
09/20/2007
Title:
ENTRY INTO A LOW POWER MODE UPON APPLICATION OF POWER AT A PROCESSING DEVICE
37
Patent #:
Issue Dt:
02/23/2010
Application #:
11386147
Filing Dt:
03/21/2006
Publication #:
Pub Dt:
09/27/2007
Title:
METHOD FOR FORMING AND SEALING A CAVITY FOR AN INTEGRATED MEMS DEVICE
38
Patent #:
Issue Dt:
01/19/2010
Application #:
11387466
Filing Dt:
03/22/2006
Publication #:
Pub Dt:
09/27/2007
Title:
NON-OVERLAPPING MULTI-STAGE CLOCK GENERATOR SYSTEM
39
Patent #:
Issue Dt:
03/16/2010
Application #:
11392321
Filing Dt:
03/29/2006
Publication #:
Pub Dt:
10/04/2007
Title:
ERROR CORRECTION DEVICE AND METHODS THEREOF
40
Patent #:
Issue Dt:
03/23/2010
Application #:
11393582
Filing Dt:
03/29/2006
Publication #:
Pub Dt:
10/11/2007
Title:
METHODS AND APPARATUS FOR A REDUCED INDUCTANCE WIREBOND ARRAY
41
Patent #:
Issue Dt:
02/16/2010
Application #:
11403395
Filing Dt:
04/13/2006
Publication #:
Pub Dt:
11/30/2006
Title:
TRIMMING CIRCUIT AND ELECTRONIC CIRCUIT
42
Patent #:
Issue Dt:
03/09/2010
Application #:
11404350
Filing Dt:
04/14/2006
Publication #:
Pub Dt:
10/18/2007
Title:
MITIGATION OF DC DISTORTION IN OFDM RECEIVERS
43
Patent #:
Issue Dt:
03/02/2010
Application #:
11409633
Filing Dt:
04/24/2006
Publication #:
Pub Dt:
10/25/2007
Title:
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A SEMICONDUCTOR LAYER AND ANOTHER LAYER ADJACENT TO AN OPENING WITHIN THE SEMICONDUCTOR LAYER
44
Patent #:
Issue Dt:
02/02/2010
Application #:
11427980
Filing Dt:
06/30/2006
Publication #:
Pub Dt:
01/03/2008
Title:
A METHOD OF MAKING METAL GATE TRANSISTORS
45
Patent #:
Issue Dt:
03/09/2010
Application #:
11435942
Filing Dt:
05/17/2006
Publication #:
Pub Dt:
12/06/2007
Title:
LOW VOLTAGE MEMORY DEVICE AND METHOD THEREOF
46
Patent #:
Issue Dt:
01/19/2010
Application #:
11435944
Filing Dt:
05/17/2006
Publication #:
Pub Dt:
02/21/2008
Title:
BIT CELL REFERENCE DEVICE AND METHODS THEREOF
47
Patent #:
Issue Dt:
01/19/2010
Application #:
11441367
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
11/29/2007
Title:
MODEL CORRESPONDENCE METHOD AND DEVICE
48
Patent #:
Issue Dt:
01/12/2010
Application #:
11442196
Filing Dt:
05/26/2006
Publication #:
Pub Dt:
11/29/2007
Title:
METHOD AND DEVICE FOR TESTING DELAY PATHS OF AN INTEGRATED CIRCUIT
49
Patent #:
Issue Dt:
01/26/2010
Application #:
11457380
Filing Dt:
07/13/2006
Publication #:
Pub Dt:
01/17/2008
Title:
A DIRECT DIGITAL SYNTHESIS CIRCUIT
50
Patent #:
Issue Dt:
02/23/2010
Application #:
11464124
Filing Dt:
08/11/2006
Publication #:
Pub Dt:
02/14/2008
Title:
MEMORY HAVING SENSE TIME OF VARIABLE DURATION
51
Patent #:
Issue Dt:
01/26/2010
Application #:
11510541
Filing Dt:
08/25/2006
Publication #:
Pub Dt:
02/28/2008
Title:
STRAINED SEMICONDUCTOR POWER DEVICE AND METHOD
52
Patent #:
Issue Dt:
01/12/2010
Application #:
11510545
Filing Dt:
08/25/2006
Publication #:
Pub Dt:
12/28/2006
Title:
High speed and high throughput digital communications processor with efficient cooperation between programmable processing components
53
Patent #:
Issue Dt:
03/16/2010
Application #:
11536173
Filing Dt:
09/28/2006
Publication #:
Pub Dt:
04/03/2008
Title:
DYNAMIC BRANCH PREDICTION USING A WAKE VALUE TO ENABLE LOW POWER MODE FOR A PREDICTED NUMBER OF INSTRUCTION FETCHES BETWEEN A BRANCH AND A SUBSEQUENT BRANCH
54
Patent #:
Issue Dt:
03/16/2010
Application #:
11538862
Filing Dt:
10/05/2006
Publication #:
Pub Dt:
04/10/2008
Title:
ANTIFUSE ONE TIME PROGRAMMABLE MEMORY ARRAY AND METHOD OF MANUFACTURE
55
Patent #:
Issue Dt:
03/16/2010
Application #:
11548853
Filing Dt:
10/12/2006
Publication #:
Pub Dt:
04/12/2007
Title:
TRIMMING CIRCUIT, ELECTRONIC CIRCUIT, AND TRIMMING CONTROL SYSTEM
56
Patent #:
Issue Dt:
03/16/2010
Application #:
11550900
Filing Dt:
10/19/2006
Publication #:
Pub Dt:
04/24/2008
Title:
MEMORY DEVICE HAVING SELECTIVELY DECOUPLEABLE MEMORY PORTIONS AND METHOD THEREOF
57
Patent #:
Issue Dt:
03/23/2010
Application #:
11554859
Filing Dt:
10/31/2006
Publication #:
Pub Dt:
05/01/2008
Title:
III-V COMPOUND SEMICONDUCTOR DEVICE WITH A SURFACE LAYER IN ACCESS REGIONS HAVING CHARGE OF POLARITY OPPOSITE TO CHANNEL CHARGE AND METHOD OF MAKING THE SAME
58
Patent #:
Issue Dt:
03/09/2010
Application #:
11567249
Filing Dt:
12/06/2006
Publication #:
Pub Dt:
06/12/2008
Title:
DIE POSITIONING FOR PACKAGED INTEGRATED CIRCUITS
59
Patent #:
Issue Dt:
03/30/2010
Application #:
11574496
Filing Dt:
02/28/2007
Publication #:
Pub Dt:
12/25/2008
Title:
A DESIGN RULE CHECKING SYSTEM AND METHOD, FOR CHECKING COMPLIANCE OF AN INTEGREATED CIRCUIT DESIGN WITH A PLURALITY OF DESIGN RULES
60
Patent #:
Issue Dt:
02/23/2010
Application #:
11576134
Filing Dt:
03/27/2007
Publication #:
Pub Dt:
10/23/2008
Title:
POWER SWITCHING APPARATUS WITH OPEN-LOAD DETECTION
61
Patent #:
Issue Dt:
03/23/2010
Application #:
11589877
Filing Dt:
10/31/2006
Publication #:
Pub Dt:
05/01/2008
Title:
SYSTEM AND METHOD FOR REDUCING EDGE EFFECT
62
Patent #:
Issue Dt:
03/09/2010
Application #:
11593896
Filing Dt:
11/07/2006
Publication #:
Pub Dt:
05/29/2008
Title:
THREE DIMENSIONAL INTEGRATED PASSIVE DEVICE AND METHOD OF FABRICATION
63
Patent #:
Issue Dt:
01/19/2010
Application #:
11619808
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
MEMORY WITH SHARED WRITE BIT LINE(S)
64
Patent #:
Issue Dt:
01/26/2010
Application #:
11626768
Filing Dt:
01/24/2007
Publication #:
Pub Dt:
07/24/2008
Title:
ELECTRONIC DEVICE INCLUDING TRENCHES AND DISCONTINUOUS STORAGE ELEMENTS AND PROCESSES OF FORMING AND USING THE SAME
65
Patent #:
Issue Dt:
02/23/2010
Application #:
11626924
Filing Dt:
01/25/2007
Publication #:
Pub Dt:
07/31/2008
Title:
METHOD AND APPARATUS FOR CLOSED LOOP OFFSET CANCELLATION
66
Patent #:
Issue Dt:
03/23/2010
Application #:
11627445
Filing Dt:
01/26/2007
Publication #:
Pub Dt:
07/31/2008
Title:
MEMORY SYSTEM WITH RAM ARRAY AND REDUNDANT RAM MEMORY CELLS HAVING A DIFFERENT DESIGNED CELL CIRCUIT TOPOLOGY THAN CELLS OF NON REDUNDANT RAM ARRAY
67
Patent #:
Issue Dt:
03/23/2010
Application #:
11671048
Filing Dt:
02/05/2007
Publication #:
Pub Dt:
08/07/2008
Title:
ELECTRONIC DEVICE WITH CONNECTION BUMPS
68
Patent #:
Issue Dt:
02/16/2010
Application #:
11673015
Filing Dt:
02/09/2007
Publication #:
Pub Dt:
08/14/2008
Title:
INTEGRATED PASSIVE DEVICE AND METHOD OF FABRICATION
69
Patent #:
Issue Dt:
03/09/2010
Application #:
11678971
Filing Dt:
02/26/2007
Publication #:
Pub Dt:
08/28/2008
Title:
ADAPTIVE THRESHOLD WAFER TESTING DEVICE AND METHOD THEREOF
70
Patent #:
Issue Dt:
01/19/2010
Application #:
11680199
Filing Dt:
02/28/2007
Publication #:
Pub Dt:
08/28/2008
Title:
SEMICONDUCTOR DEVICE WITH INTEGRATED RESISTIVE ELEMENT AND METHOD OF MAKING
71
Patent #:
Issue Dt:
02/23/2010
Application #:
11683607
Filing Dt:
03/08/2007
Publication #:
Pub Dt:
09/11/2008
Title:
SYSTEM AND METHOD FOR TESTING AND PROVIDING AN INTEGRATED CIRCUIT HAVING MULTIPLE MODULES OR SUBMODULES
72
Patent #:
Issue Dt:
03/23/2010
Application #:
11685027
Filing Dt:
03/12/2007
Publication #:
Pub Dt:
09/18/2008
Title:
SEMICONDUCTOR DEVICE HAVING A METAL CARBIDE GATE WITH AN ELECTROPOSITIVE ELEMENT AND A METHOD OF MAKING THE SAME
73
Patent #:
Issue Dt:
03/16/2010
Application #:
11693705
Filing Dt:
03/29/2007
Publication #:
Pub Dt:
10/04/2007
Title:
METHOD OF DETERMINING A SYNCHRONOUS PHASE
74
Patent #:
Issue Dt:
01/05/2010
Application #:
11693829
Filing Dt:
03/30/2007
Publication #:
Pub Dt:
10/02/2008
Title:
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING DISCONTINUOUS STORAGE ELEMENTS WITHIN A DIELECTRIC LAYER
75
Patent #:
Issue Dt:
02/23/2010
Application #:
11695722
Filing Dt:
04/03/2007
Publication #:
Pub Dt:
10/09/2008
Title:
ELECTRONIC DEVICE INCLUDING A NONVOLATILE MEMORY ARRAY AND METHODS OF USING THE SAME
76
Patent #:
Issue Dt:
03/16/2010
Application #:
11711705
Filing Dt:
02/28/2007
Publication #:
Pub Dt:
08/28/2008
Title:
SYSTEM AND METHOD FOR MONITORING NETWORK TRAFFIC
77
Patent #:
Issue Dt:
03/16/2010
Application #:
11716058
Filing Dt:
03/07/2007
Publication #:
Pub Dt:
09/11/2008
Title:
DEEP STI TRENCH AND SOI UNDERCUT ENABLING STI OXIDE STRESSOR
78
Patent #:
Issue Dt:
02/23/2010
Application #:
11733610
Filing Dt:
04/10/2007
Publication #:
Pub Dt:
10/16/2008
Title:
DISCRETE DITHERED FREQUENCY PULSE WIDTH MODULATION
79
Patent #:
Issue Dt:
03/02/2010
Application #:
11737759
Filing Dt:
04/20/2007
Publication #:
Pub Dt:
11/01/2007
Title:
METHOD AND SYSTEM FOR INCORPORATING VIA REDUNDANCY IN TIMING ANALYSIS
80
Patent #:
Issue Dt:
01/26/2010
Application #:
11742942
Filing Dt:
05/01/2007
Publication #:
Pub Dt:
11/06/2008
Title:
METHOD OF BLOCKING A VOID DURING CONTACT FORMATION
81
Patent #:
Issue Dt:
03/16/2010
Application #:
11744581
Filing Dt:
05/04/2007
Publication #:
Pub Dt:
11/06/2008
Title:
METHOD OF FORMING A SEMICONDUCTOR DEVICE WITH MULTIPLE TENSILE STRESSOR LAYERS
82
Patent #:
Issue Dt:
03/09/2010
Application #:
11746792
Filing Dt:
05/10/2007
Publication #:
Pub Dt:
11/13/2008
Title:
RADIO RECEIVER HAVING IGNITION NOISE DETECTOR AND METHOD THEREFOR
83
Patent #:
Issue Dt:
03/16/2010
Application #:
11750739
Filing Dt:
05/18/2007
Publication #:
Pub Dt:
11/20/2008
Title:
DEBUGGING A PROCESSOR THROUGH A RESET EVENT
84
Patent #:
Issue Dt:
03/09/2010
Application #:
11755448
Filing Dt:
05/30/2007
Publication #:
Pub Dt:
12/04/2008
Title:
INTEGRATED CIRCUIT WITH CONTINUOUS TESTING OF REPETITIVE FUNCTIONAL BLOCKS
85
Patent #:
Issue Dt:
01/19/2010
Application #:
11765170
Filing Dt:
06/19/2007
Publication #:
Pub Dt:
12/25/2008
Title:
METHODS AND APPARATUS FOR EMI SHIELDING IN MULTI-CHIP MODULES
86
Patent #:
Issue Dt:
02/23/2010
Application #:
11771721
Filing Dt:
06/29/2007
Publication #:
Pub Dt:
01/01/2009
Title:
METHOD FOR FORMING A DUAL METAL GATE STRUCTURE
87
Patent #:
Issue Dt:
03/30/2010
Application #:
11779318
Filing Dt:
07/18/2007
Publication #:
Pub Dt:
01/22/2009
Title:
TRANSISTOR WITH DIFFERENTLY DOPED STRAINED CURRENT ELECTRODE REGION
88
Patent #:
Issue Dt:
02/09/2010
Application #:
11788216
Filing Dt:
04/18/2007
Publication #:
Pub Dt:
10/23/2008
Title:
METHOD TO SELECTIVELY MODULATE GATE WORK FUNCTION THROUGH SELECTIVE GE CONDENSATION AND HIGH-K DIELECTRIC LAYER
89
Patent #:
Issue Dt:
02/02/2010
Application #:
11796968
Filing Dt:
04/30/2007
Publication #:
Pub Dt:
05/01/2008
Title:
SYSTEM ON A CHIP WITH MULTIPLE INDEPENDENT OUTPUTS
90
Patent #:
Issue Dt:
01/19/2010
Application #:
11831168
Filing Dt:
07/31/2007
Publication #:
Pub Dt:
02/05/2009
Title:
NON-VOLATILE MEMORY HAVING A DYNAMICALLY ADJUSTABLE SOFT PROGRAM VERIFY VOLTAGE LEVEL AND METHOD THEREFOR
91
Patent #:
Issue Dt:
02/02/2010
Application #:
11855706
Filing Dt:
09/14/2007
Publication #:
Pub Dt:
03/19/2009
Title:
BUS INTERCONNECT WITH FLOW CONTROL
92
Patent #:
Issue Dt:
03/23/2010
Application #:
11856239
Filing Dt:
09/17/2007
Publication #:
Pub Dt:
02/21/2008
Title:
INTEGRATED CIRCUIT INCLUDING CLIP
93
Patent #:
Issue Dt:
02/02/2010
Application #:
11866965
Filing Dt:
10/03/2007
Publication #:
Pub Dt:
05/29/2008
Title:
METHOD AND SYSTEM FOR DESIGNING TEST CIRCUIT IN A SYSTEM ON CHIP
94
Patent #:
Issue Dt:
03/30/2010
Application #:
11871847
Filing Dt:
10/12/2007
Publication #:
Pub Dt:
04/16/2009
Title:
DEBUG INSTRUCTION FOR USE IN A DATA PROCESSING SYSTEM
95
Patent #:
Issue Dt:
03/30/2010
Application #:
11875997
Filing Dt:
10/22/2007
Publication #:
Pub Dt:
04/23/2009
Title:
INTEGRATED CIRCUIT MEMORY HAVING DYNAMICALLY ADJUSTABLE READ MARGIN AND METHOD THEREFOR
96
Patent #:
Issue Dt:
03/16/2010
Application #:
11911324
Filing Dt:
10/11/2007
Publication #:
Pub Dt:
08/28/2008
Title:
PROTECTION OF AN INTEGRATED CIRCUIT AND METHOD THEREOF
97
Patent #:
Issue Dt:
03/30/2010
Application #:
11914700
Filing Dt:
11/16/2007
Publication #:
Pub Dt:
05/21/2009
Title:
METHOD AND DEVICE FOR HIGH SPEED TESTING OF AN INTEGRATED CIRCUIT
98
Patent #:
Issue Dt:
03/09/2010
Application #:
11914878
Filing Dt:
11/19/2007
Publication #:
Pub Dt:
08/14/2008
Title:
TREATMENT SOLUTION AND METHOD OF APPLYING A PASSIVATING LAYER
99
Patent #:
Issue Dt:
01/12/2010
Application #:
11951702
Filing Dt:
12/06/2007
Publication #:
Pub Dt:
06/11/2009
Title:
LDMOS WITH CHANNEL STRESS
100
Patent #:
Issue Dt:
01/26/2010
Application #:
11961827
Filing Dt:
12/20/2007
Publication #:
Pub Dt:
03/19/2009
Title:
ELECTROMAGNETIC SHIELD FORMATION FOR INTEGRATED CIRCUIT DIE PACKAGE
Assignor
1
Exec Dt:
05/06/2010
Assignee
1
390 GREENWICH STREET
NEW YORK, NEW YORK 10013
Correspondence name and address
IP RESEARCH PLUS, INC.
21 TADCASTER CIRCLE
ATTN: PENELOPE J.A. AGODOA
WALDORF, MD 20602

Search Results as of: 05/09/2024 03:13 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT