|
Total properties:
92
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08755777
|
Filing Dt:
|
11/22/1996
|
|
Title:
|
SEMICONDUCTOR STATIC MEMORY DEVICE HAVING A TFT LOAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08758367
|
Filing Dt:
|
11/29/1996
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY HAVING A BURST TRANSFER MODE WITH A PLURALITY OF SUBARRAYS ACCESSIBLE IN PARALLEL VIA AN INPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08759673
|
Filing Dt:
|
12/06/1996
|
|
Title:
|
METHOD AND NONVOLATILE SEMICONDUCTOR MEMORY FOR REPAIRING OVER-ERASED CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08760374
|
Filing Dt:
|
12/04/1996
|
|
Title:
|
ATM SWITCH WITH INPUT AND OUTPUT PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1998
|
Application #:
|
08761823
|
Filing Dt:
|
12/06/1996
|
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR MEMORY HAVING AN ADDRESS DECODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08763104
|
Filing Dt:
|
12/10/1996
|
|
Title:
|
CHAMBER ETCHING OF PLASMA PROCESSING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08763513
|
Filing Dt:
|
12/11/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08767039
|
Filing Dt:
|
12/11/1996
|
|
Title:
|
SEMICONDUCTOR SUBSTRATE AND SEMICONDUCTOR DEVICE EMPLOYING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08767845
|
Filing Dt:
|
12/17/1996
|
|
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE HAVING FIRST AND SECOND FLOATING GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08768044
|
Filing Dt:
|
12/13/1996
|
|
Title:
|
SOLID STATE IMAGING DEVICE HAVING OVERFLOW DRAIN REGION PROVIDED IN PARALLEL TO CCD SHIFT REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08769423
|
Filing Dt:
|
12/19/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING SHALLOW IMPURITY REGION WITHOUT SHORT-CIRCUIT BETWEEN GATE ELECTRODE AND SOURCE AND DRAIN REGIONS AND PROCESS OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08772769
|
Filing Dt:
|
12/24/1996
|
|
Title:
|
SEMICONDUCTOR LASER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08772899
|
Filing Dt:
|
12/24/1996
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY HAVING PROGRAMMING REGION FOR INJECTING AND EJECTING CARRIERS INTO AND FROM A FLOATING GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08773834
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY CAPABLE OF WRITING MULTI-VALUE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08773835
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
SPEECH FAME DISABLING CIRCUITRY FOR PROTECTION AGAINST BURST ERRORS OF INTERLEAVED TDMA FRAMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08773900
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
NONVOLATILE MEMORY HAVING DATA STORING AREA AND ATTRIBUTE DATA AREA FOR STORING ATTRIBUTE DATA OF DATA STORING AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08779226
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
METHOD OF MANUFACTURING SILICON ON INSULATING SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08780174
|
Filing Dt:
|
12/26/1996
|
|
Title:
|
HORIZONTAL SYNCHRONIZING SIGNAL-GENERATING CIRCUIT AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08781821
|
Filing Dt:
|
01/10/1997
|
|
Title:
|
METHOD OF REMOVING A CARBON-CONTAMINATED LAYER FROM A SILICON SUBSTRATE SURFACE FOR SUBSEQUENT SELECTIVE SILICON EPITAXIAL GROWTH THEREON AND APPARATUS FOR SELECTIVE SILICON EPITAXIAL GROWTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08782281
|
Filing Dt:
|
01/13/1997
|
|
Title:
|
VOLTAGE BOOSTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08784783
|
Filing Dt:
|
01/16/1997
|
|
Title:
|
DATA OUTPUT CONTROL CIRCUIT OF SEMICONDUCTOR MEMORY DEVICE HAVING PIPELINE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08785279
|
Filing Dt:
|
01/23/1997
|
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR DEVICE HAVING TITANIUM SILICIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08785611
|
Filing Dt:
|
01/17/1997
|
|
Title:
|
BIPOLAR TRANSISTOR HAVING AN IMPROVED EPITAXIAL BASE REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08786928
|
Filing Dt:
|
01/23/1997
|
|
Title:
|
SEMICONDUCTOR WAFER CARRIER FEATURING EFFECTIVE REDUCTION OF AIRBORNE PARTICLES BECOME ATTACHED TO WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08790802
|
Filing Dt:
|
01/30/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE OPERABLE IN BURST MODE AND METHOD OF CONTROLLING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08791034
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08792394
|
Filing Dt:
|
02/03/1997
|
|
Title:
|
MOLD PACKAGE FOR SEALING A CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08794465
|
Filing Dt:
|
02/04/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH PRECHARGE TIME IMPROVED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08795354
|
Filing Dt:
|
02/04/1997
|
|
Title:
|
INTEGRATED CIRCUIT FAULT TESTING SYSTEM BASED ON POWER SPECTRUM ANALYSIS OF POWER SUPPLY CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08795631
|
Filing Dt:
|
02/06/1997
|
|
Title:
|
METHOD OF PEELING PHOTO-RESIST LAYER WITHOUT DAMAGE TO METAL WIRING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08797313
|
Filing Dt:
|
02/07/1997
|
|
Title:
|
BRIDGE CIRCUITRY COMPRISING SERIES CONNECTION OF VERTICAL AND LATERAL MOSFETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08798022
|
Filing Dt:
|
02/06/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING MULTILEVEL MEMORY CELL ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08800984
|
Filing Dt:
|
02/19/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING CAPPED CONTACT PLUG CAPABLE OF SUPRESSING INCREASE OF RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08801730
|
Filing Dt:
|
08/13/1996
|
|
Title:
|
DATA PROCESSING SYSTEM CAPABLE OF PROCESSING LONG WORD DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
08802045
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
COMPILE APPARATUS, COMPILE METHOD AND COMPUTER-READABLE MEDIUM STORING COMPILER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08802312
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
HIGH-VOLTAGE LATERAL FIELD EFFECT TRANSISTOR HAVING AUXILIARY DRAIN ELECTRODE FOR A STEP-DOWN DRAIN VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08802315
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08803136
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
SEMICONDUCTOR ELECTRICALLY ERASABLE AND WRITEABLE NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08803249
|
Filing Dt:
|
02/20/1997
|
|
Title:
|
SINGLE-CHIP MEMORY SYSTEM HAVING A DECODER FOR PULSE WORD LINE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08804112
|
Filing Dt:
|
02/20/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH CONDUCTIVE PLUGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08805153
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
METHOD OF FORMING A RESIST PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08805463
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND MANUFACTURING METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
08806422
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
TRANSISTOR HAVING MAIN CELL AND SUB-CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08806667
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
SINGLE-CHIP MEMORY SYSTEM HAVING A MULTIPLE BIT LINE STRUCTURE FOR OUTPUTTING A PLURALITY OF DATA SIMULTANEOUSLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08806700
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING ADDRESS TRANSITION DETECTION CIRCUIT FOR CONTROLLING SENSE AND LATCH OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08806727
|
Filing Dt:
|
02/27/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A PLATED HEAT SINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08806983
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
OVERLAY MEASURING METHOD USING CORRELATION FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
08806985
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
COMPOUND SEMICONDUCTOR DEVICE HAVING AN ION IMPLANTED DEFECT-RICH LAYER FOR IMPROVED BACKGATE EFFECT SUPPRESSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
08807695
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
PROGRAMMABLE ROM AND PARITY PROGRAMMABLE ROM HAVING A CORRECTION CODING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
08807950
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
A METHOD FOR ROUGHENING A SURFACE OF A LOWER CAPCITOR PLATE USING A PLURALITY OF IONIZED CLUSTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08808420
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
LEAD FRAME FLASH REMOVING METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08810852
|
Filing Dt:
|
03/04/1997
|
|
Title:
|
PROCESS OF FABRICATING SEMICONDUCTOR DEVICE HAVING DOPED POLYSILICON LAYER WITHOUT SEGREGATION OF DOPANT IMPURITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08811931
|
Filing Dt:
|
03/05/1997
|
|
Title:
|
HIGH FREQUENCY SWITCHING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08813338
|
Filing Dt:
|
03/07/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
08813361
|
Filing Dt:
|
03/07/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH REDUCED FRINGE CAPACITANCE AND SHORT CHANNEL EFFECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08814601
|
Filing Dt:
|
03/10/1997
|
|
Title:
|
INTEGRATED CIRCUIT WITH A METAL SILICIDE FILM UNIFORMLY FORMED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08814992
|
Filing Dt:
|
03/14/1997
|
|
Title:
|
FET SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A PLANAR ELEMENT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
08816329
|
Filing Dt:
|
03/13/1997
|
|
Title:
|
GAS PRESSURE REGULATION IN VAPOR DEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08818907
|
Filing Dt:
|
03/17/1997
|
|
Title:
|
METHOD OF TRANSFERRING MINIATURE PATTERN BY USING ELECTRON BEAM LITHOGRAPHY SYSTEM WITHOUT PROXIMITY EFFECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08820107
|
Filing Dt:
|
03/19/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING AN INNER LEAD REINFORCING PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08821518
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE EVALUATION SYSTEM USING OPTICAL FIBER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08822117
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
METHOD FOR MANUFACTURING A RELIABLE SEMICONDUCTOR DEVICE USING ECR-CVD AND IMPLANTING HYDROGEN IONS INTO AN ACTIVE REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08823681
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
CHARGE PUMP CIRCUIT FOR USE IN A PHASE LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08824318
|
Filing Dt:
|
03/26/1997
|
|
Title:
|
HIGH VOLTAGE INSULATED GATE TYPE BIPOLAR TRANSISTOR FOR SELF-ISOLATED SMART POWER IC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08824459
|
Filing Dt:
|
03/26/1997
|
|
Title:
|
HOLLOW PACKAGE MANUFACTURING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08825574
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
POWER SUPPLY SWITCHING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08826026
|
Filing Dt:
|
03/28/1997
|
|
Title:
|
A HETEROJUNCTION FIELD EFFECT TRANSISTOR HAVING A INALAS SCHOTTKY BARRIER LAYER FORMED UPON AN N-INP DONOR LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
08826046
|
Filing Dt:
|
03/28/1997
|
|
Title:
|
SOI SUBSTRATE AND FABRICATION PROCESS THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08827048
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
APPARATUS FOR STABLY PRODUCING DISCRETED GRID POINTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08827250
|
Filing Dt:
|
03/28/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING FIELD EFFECT TRANSISTOR CONNECTED AT GATE ELECTRODE TO PROTECTIVE JUNCTION DIODE DISCHARGING IN THE PRESENCE OF LIGHT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08827367
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
SEMICONDUCTOR STATIC RANDOM ACCESS MEMORY CELL WITH ADDITIONAL CAPACITOR COUPLED TO MEMORY NODES AND PROCESS OF FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
08828062
|
Filing Dt:
|
03/28/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED LOGIC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08828336
|
Filing Dt:
|
03/28/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE MOUNTED ON A GROOVED LEAD FRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08829009
|
Filing Dt:
|
03/31/1997
|
|
Title:
|
VARIABLE DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08829358
|
Filing Dt:
|
04/02/1997
|
|
Title:
|
METHOD OF PRODUCING SILICON LAYER HAVING SURFACE CONTROLLED TO BE UNEVEN OR EVEN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
08829826
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
DIGITAL AUTOMATIC POWER CONTROLLER FOR CONTROLLING OUTPUT LIGHT INTENSITY OF AN OPTICAL COMMUNICATION SYSTEM LIGHT SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08831699
|
Filing Dt:
|
04/10/1997
|
|
Title:
|
LEAD-FRAME HAVING UNUSED INPUT/OUTPUT TERMINALS SEPARATED FROM INPUT/OUTPUT TERMINALS CONNECTED TO INPUT/OUTPUT STRIP LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08832677
|
Filing Dt:
|
04/09/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH LONG LIFETIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
08834030
|
Filing Dt:
|
04/11/1997
|
|
Title:
|
ATOMIC MASK AND METHOD OF PATTERNING A SUBSTRATE WITH THE ATOMIC MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08834941
|
Filing Dt:
|
04/07/1997
|
|
Title:
|
VOLTAGE TRANSFERRING DEVICE CAPABLE OF HOLDING BOOST VOLTAGE AND TRANSFERRING IN HIGH SPEED BOOST VOLTAE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08837942
|
Filing Dt:
|
04/28/1997
|
|
Title:
|
PARTICLE MONITOR AND PARTICLE-FREE RECESSING SYSTEM WITH PARTICLE MONITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08838037
|
Filing Dt:
|
04/22/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING SUBSTRATE POTENTIAL DETECTING CIRCUIT LESS DAMAGED BY STATIC CHARGE PROPAGATED THERETO THROUGH SHARED CONDUCTIVE LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08838533
|
Filing Dt:
|
04/09/1997
|
|
Title:
|
PLASMA PROCESSING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08839337
|
Filing Dt:
|
04/18/1997
|
|
Title:
|
LEAD FRAME FOR HOLLOW PLASTIC PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08840762
|
Filing Dt:
|
04/16/1997
|
|
Title:
|
RETICLE ASSEMBLY HAVING NON-SUPERPOSED POSITION MEASUREMENT PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
08841573
|
Filing Dt:
|
04/30/1997
|
|
Title:
|
MOLD CAP FOR SEMICONDUCTOR DEVICE MOLD PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08843834
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE COMPOSED OF MOSFET HAVING THRESHOLD VOLTAGE CONTROL SECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08847500
|
Filing Dt:
|
04/25/1997
|
|
Title:
|
LEAD-FRAME HAVING INTERDIGITATED SIGNAL AND GROUND LEADS WITH HIGH FREQUENCY LEADS POSITIONED ADJACENT A CORNER AND SHIELDED BY GROUND LEADS ON EITHER SIDE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
08847627
|
Filing Dt:
|
04/28/1997
|
|
Title:
|
MICROCOMPUTER HAVING USER MODE INTERRUPT FUNCTION AND SUPERVISOR MODE INTERRUPT FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08847810
|
Filing Dt:
|
04/25/1997
|
|
Title:
|
CMOS LOGIC LSI HAVING A LONG INTERNAL WIRING CONDUCTOR FOR SIGNAL TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/1999
|
Application #:
|
08848486
|
Filing Dt:
|
05/08/1997
|
|
Title:
|
90 DEGREES -PHASE SHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08851366
|
Filing Dt:
|
05/05/1997
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
