skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:025328/0024   Pages: 17
Recorded: 11/05/2010
Attorney Dkt #:VCPR MATTERS
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 12
1
Patent #:
Issue Dt:
10/19/1993
Application #:
07942892
Filing Dt:
09/11/1992
Title:
SAME-SIDE GATED PROCESS FOR ENCAPSULATING SEMICONDUCTOR DEVICES
2
Patent #:
Issue Dt:
06/04/1996
Application #:
08235509
Filing Dt:
04/29/1994
Title:
METHOD FOR AVOIDING LITHOGRAPHIC ROUNDING EFFECTS FOR SEMICONDUCTOR FABRICATION
3
Patent #:
Issue Dt:
07/14/1998
Application #:
08562183
Filing Dt:
11/22/1995
Title:
GATE OVERLAP DRAIN SOURCE FLASH STRUCTURE
4
Patent #:
Issue Dt:
01/09/2001
Application #:
08883625
Filing Dt:
06/27/1997
Title:
BUFFER GRATED STRUCTURE FOR METROLOGY MARK AND METHOD FOR MAKING THE SAME
5
Patent #:
Issue Dt:
11/28/2000
Application #:
08975343
Filing Dt:
11/20/1997
Title:
METHOD, CIRCUIT AND APPARATUS FOR PRESERVING AND/OR CORRECTING PRODUCT ENGINEERING INFORMATION
6
Patent #:
Issue Dt:
08/27/2002
Application #:
09703283
Filing Dt:
10/31/2000
Title:
METHOD, CIRCUIT AND APPARATUS FOR PRESERVING AND/OR CORRECTING PRODUCT ENGINEERING INFORMATION
7
Patent #:
Issue Dt:
10/08/2002
Application #:
09757451
Filing Dt:
01/09/2001
Title:
STRUCTURE AND METHOD FOR MAKING A NOTCHED TRANSISTOR WITH SPACERS
8
Patent #:
Issue Dt:
09/16/2003
Application #:
10112782
Filing Dt:
03/29/2002
Title:
METHOD FOR FORMING SUB-CRITICAL DIMENSION STRUCTURES IN AN INTEGRATED CIRCUIT
9
Patent #:
Issue Dt:
11/30/2004
Application #:
10125117
Filing Dt:
04/18/2002
Title:
SYSTEM AND METHOD FOR TESTING MULTIPLE INTEGRATED CIRCUITS THAT ARE IN THE SAME PACKAGE
10
Patent #:
Issue Dt:
07/26/2005
Application #:
10175628
Filing Dt:
06/20/2002
Title:
DIE SURFACE MAGNETIC FIELD SHIELD
11
Patent #:
Issue Dt:
08/10/2004
Application #:
10287258
Filing Dt:
11/04/2002
Title:
METAL STACK FOR LOCAL INTERCONNECT LAYER
12
Patent #:
Issue Dt:
11/02/2004
Application #:
10300137
Filing Dt:
11/20/2002
Title:
METHOD FOR DEPOSITING SILICON NITRIDE
Assignor
1
Exec Dt:
07/30/2010
Assignee
1
160 GREENTREE DRIVE, SUITE 101
DOVER, DELAWARE 19904
Correspondence name and address
THOMAS E. WATSON
127 PUBLIC SQUARE
57TH FLOOR, KEY TOWER
CLEVELAND, OH 44114

Search Results as of: 05/08/2024 05:16 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT