skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:025358/0749   Pages: 10
Recorded: 11/13/2010
Attorney Dkt #:RENASAS
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 13
1
Patent #:
Issue Dt:
12/25/1990
Application #:
07459998
Filing Dt:
01/04/1990
Title:
ELECTROSTATIC CAPACITY DEVICE IN SEMICONDUCTOR MEMORY DEVICE, AND APPARATUS FOR AND METHOD OF DRIVING SENSE AMPLIFIER USING ELECTROSTATIC CAPACITY DEVICE
2
Patent #:
Issue Dt:
10/06/1998
Application #:
08767496
Filing Dt:
12/16/1996
Title:
OPERATION MODE SETTING CIRCUIT IN SEMICONDUCTOR DEVICE
3
Patent #:
Issue Dt:
03/10/1998
Application #:
08779829
Filing Dt:
01/07/1997
Title:
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE PERFORMING INPUT/OUTPUT OF DATA IN A CYCLE SHORTER THAN AN EXTERNAL CLOCK SIGNAL CYCLE
4
Patent #:
Issue Dt:
05/12/1998
Application #:
08788803
Filing Dt:
01/23/1997
Title:
A SYNCHRONOUS TYPE SEMICONDUCTOR MEMORY DEVICE HAVING INTERNAL OPERATION TIMINGS DETERMINED BY COUNT VALUES OF AN INTERNAL COUNTER
5
Patent #:
Issue Dt:
02/05/2002
Application #:
08798950
Filing Dt:
02/11/1997
Publication #:
Pub Dt:
11/22/2001
Title:
MEMORY SYSTEM CAPABLE OF SUPPORTING DIFFERENT MEMORY DEVICES AND A MEMORY DEVICE USED THEREFOR
6
Patent #:
Issue Dt:
10/30/2001
Application #:
09131346
Filing Dt:
08/07/1998
Title:
MULTI-BANK SEMICONDUCTOR MEMORY DEVICE SUITABLE FOR INTEGRATION WITH LOGIC
7
Patent #:
Issue Dt:
11/23/1999
Application #:
09143253
Filing Dt:
08/28/1998
Title:
CLOCK SYNCHRONOUS MEMORY EMBEDDED SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
8
Patent #:
Issue Dt:
10/09/2001
Application #:
09226064
Filing Dt:
01/06/1999
Title:
SYNCHRONOUS TYPE SEMICONDUCTOR MEMORY DEVICE PERMITTING REDUCTION IN RATIO OF AREA OCCUPIED BY CONTROL CIRCUIT IN CHIP AREA
9
Patent #:
Issue Dt:
01/08/2002
Application #:
09272194
Filing Dt:
03/18/1999
Title:
OPERABLE SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE SWITCHING BETWEEN SINGLE DATA RATE MODE AND DOUBLE DATA RATE MODE
10
Patent #:
Issue Dt:
12/18/2001
Application #:
09489474
Filing Dt:
01/21/2000
Publication #:
Pub Dt:
01/03/2002
Title:
Semiconductor device including voltage down converter allowing tuning in short period of time and reduction of chip area
11
Patent #:
Issue Dt:
03/19/2002
Application #:
09759319
Filing Dt:
01/16/2001
Title:
Semiconductor memory device that can access two regions alternately at high speed
12
Patent #:
Issue Dt:
07/02/2002
Application #:
09876078
Filing Dt:
06/08/2001
Publication #:
Pub Dt:
03/07/2002
Title:
SEMICONDUCTOR DEVICE CAPABLE OF GENERATING INTERNAL VOLTAGE EFFECTIVELY
13
Patent #:
Issue Dt:
09/17/2002
Application #:
09981811
Filing Dt:
10/19/2001
Title:
SEMICONDUCTOR MEMORY DEVICE ALLOWING SIMULTANEOUS INPUTTING OF N DATA SIGNALS
Assignor
1
Exec Dt:
11/11/2010
Assignee
1
6136 FRISCO SQUARE BLVD
SUITE 385
FRISCO, TEXAS 75034
Correspondence name and address
CLAY MCGURK
THE LAW OFFICE OF CLAY MCGURK
P O BOX 6127
LAGUNA NIGUEL, CA 92607

Search Results as of: 05/13/2024 09:16 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT