|
Total properties:
92
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09365170
|
Filing Dt:
|
08/02/1999
|
|
Title:
|
HIGH SPEED LSI SPECTRAL ANALYSIS TESTING APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09365909
|
Filing Dt:
|
08/03/1999
|
|
Title:
|
CONDUCTIVE PATHS CONTROLLABLY COUPLING PAD GROUPS ARRANGED ALONG ONE EDGE TO CPU AND TO EEPROM IN TEST MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09366321
|
Filing Dt:
|
08/02/1999
|
|
Title:
|
REVERSE PROFILING METHOD FOR PROFILING MODULATED IMPURITY DENSITY DISTRIBUTION OF SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09372301
|
Filing Dt:
|
08/11/1999
|
|
Title:
|
DISK DRIVING METHOD AND DISK DRIVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09372587
|
Filing Dt:
|
08/12/1999
|
|
Title:
|
NONVOLATILE SEMICONDUCTOR DEVICE HAVING A MEMORY CELLS EACH OF WHICH IS CONSTITUTED OF A MEMORY TRANSISTOR AND A SELECTION TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09375199
|
Filing Dt:
|
08/16/1999
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
|
Title:
|
SYNCHRONOUS DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09376362
|
Filing Dt:
|
08/18/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09377717
|
Filing Dt:
|
08/20/1999
|
|
Title:
|
COPPER WIRING STRUCTURE COMPRISING A COPPER MATERIAL BURIED IN A HOLLOW OF AN INSULATING FILM AND A CARBON LAYER BETWEEN THE HOLLOW AND THE COPPER MATERIAL IN SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09378010
|
Filing Dt:
|
08/19/1999
|
|
Title:
|
METHOD FOR FORMING EMBEDDED METAL WIRING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09382644
|
Filing Dt:
|
08/25/1999
|
|
Title:
|
SOLID-STATE IMAGE SENSOR OUTPUT MOSFET CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09383207
|
Filing Dt:
|
08/26/1999
|
|
Title:
|
BUILT-IN SELF-TEST CIRCUIT FOR A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09383983
|
Filing Dt:
|
08/26/1999
|
|
Title:
|
FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09384950
|
Filing Dt:
|
08/27/1999
|
|
Title:
|
METHOD OF AND APPARATUS FOR DESIGNING TEST FACILE SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09385021
|
Filing Dt:
|
08/30/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT HAVING AN IMPROVED VOLTAGE SWITCHING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09386203
|
Filing Dt:
|
08/30/1999
|
|
Title:
|
RING OSCILLATOR AND DELAY CIRCUIT USING LOW THRESHOLD VOLTAGE TYPE MOSFETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09387500
|
Filing Dt:
|
09/01/1999
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2002
| | | | |
|
Title:
|
METHOD FOR MANUFACTURING A FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09388485
|
Filing Dt:
|
09/02/1999
|
|
Title:
|
SUBSTRATE-CLEANING METHOD AND SUBSTRATE-CLEANING SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09389496
|
Filing Dt:
|
09/03/1999
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
|
Title:
|
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09391372
|
Filing Dt:
|
09/08/1999
|
|
Title:
|
PULSE SIGNAL GENERATING APPARATUS AND PULSE SIGNAL GENERATING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09392215
|
Filing Dt:
|
09/08/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09393686
|
Filing Dt:
|
09/10/1999
|
|
Title:
|
CLEANING METHOD FOR SEMICONDUCTOR SUBSTRATE AND CLEANING SOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09395570
|
Filing Dt:
|
09/14/1999
|
|
Title:
|
INTERFACE CIRCUIT AND INPUT BUFFER INTEGRATED CIRCUIT INCLUDING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09396211
|
Filing Dt:
|
09/15/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09397016
|
Filing Dt:
|
09/15/1999
|
|
Title:
|
MULTILAYERED CIRCUIT BOARD FOR SEMICONDUCTOR CHIP MODULE, AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09401128
|
Filing Dt:
|
09/22/1999
|
|
Title:
|
HYBRID INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09401129
|
Filing Dt:
|
09/22/1999
|
|
Title:
|
INPUT/OUTPUT PROTECTIVE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09401272
|
Filing Dt:
|
09/23/1999
|
|
Title:
|
NONVOLATILE MEMORY DEVICE AND INSPECTION METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
09401293
|
Filing Dt:
|
09/23/1999
|
|
Title:
|
MICROCOMPUTER PROVIDED WITH FLASH MEMORY AND METHOD OF STORING PROGRAM INTO FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09401789
|
Filing Dt:
|
09/22/1999
|
|
Title:
|
MULTILAYERED WIRING STRUCTURE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09402503
|
Filing Dt:
|
10/05/1999
|
|
Title:
|
ABRASIVE MATERIAL FOR THE NEEDLE POINT OF A PROBE CARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09407566
|
Filing Dt:
|
09/28/1999
|
|
Title:
|
DECODING SYSTEM AVAILABLE FOR COMPRESSED DATA STREAMS FOR CONCURRENTLY REPRODUCING STABLE PICTURES METHOD FOR DECODING COMPRESSED DATA STREAMS AND INFORMATION STORAGE MEDIUM FOR STRONG PROGRAMMED INSTRUCTIONS REPRESENTATIVE OF THE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09408180
|
Filing Dt:
|
09/29/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY IN WHICH ACCESS TO BROKEN WORD LINE IS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09409143
|
Filing Dt:
|
09/30/1999
|
|
Publication #:
|
|
Pub Dt:
|
03/21/2002
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09409432
|
Filing Dt:
|
09/30/1999
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09409845
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09409881
|
Filing Dt:
|
10/01/1999
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
|
Title:
|
METHOD AND DEVICE FOR CONTROLLING CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09410088
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
METHOD OF MANUFACTURING AN INUSLATED GATE TYPE SEMICONDUCTOR DEVICE HAVING A U-SHAPED GROOVE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09411233
|
Filing Dt:
|
10/04/1999
|
|
Title:
|
DEVICE AND METHOD FOR PERCH CHANNEL RECEPTION FOR MOBILE RADIO COMMUNICATION TERMINAL ACCORDING TO CDMA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09411364
|
Filing Dt:
|
10/04/1999
|
|
Title:
|
HIGH WITHSTAND VOLTAGE DIODE AND METHOD FOR MANUFACTURING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09411365
|
Filing Dt:
|
10/04/1999
|
|
Title:
|
BOOSTING CIRCUIT USING 2-STEP BOOSTING OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09412022
|
Filing Dt:
|
10/05/1999
|
|
Title:
|
DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09413670
|
Filing Dt:
|
10/06/1999
|
|
Title:
|
MICROCOMPUTER HAVING SAMPLING FUNCTION OF RETRY REQUESTING SIGNAL IN SYNCRONIZATION WITH STROBE SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09414605
|
Filing Dt:
|
10/08/1999
|
|
Title:
|
SPLIT GATE FLASH MEMORY WITH VIRTUAL GROUND ARRAY STRUCTURE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09415922
|
Filing Dt:
|
10/12/1999
|
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09417099
|
Filing Dt:
|
10/13/1999
|
|
Title:
|
METHOD FOR MAKING PARTIAL FULL-WAFER PATTERN FOR CHARGED PARTICLE BEAM LITHOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09417745
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING LEAD TERMINALS BENT IN J-SHAPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09418574
|
Filing Dt:
|
10/15/1999
|
|
Title:
|
WRITING APPARATUS FOR A NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09418985
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09420756
|
Filing Dt:
|
10/20/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09421137
|
Filing Dt:
|
10/19/1999
|
|
Title:
|
METHOD AND DEVICE FOR TRANSFERRING DATA BETWEEN TWO ASYNCHRONOUSLY CLOCKED CIRCUITS VIA A BUFFER BY RENEWING AN ACCESS POINTER THEROF ONLY WHEN EFFECTIVE DATA IS RECEIVED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09421272
|
Filing Dt:
|
10/20/1999
|
|
Title:
|
PHASE SHIFTER HAVING TWO TRANSMISSION SIGNAL PATHS INDEPENDENTLY COUPLED WITH UNBALANCED SIGNAL TRANSMISSION PATH AND BALANCED SIGNAL TRANSMISSION PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
09421273
|
Filing Dt:
|
10/20/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING PROTECTION CIRCUIT IMPLEMENTED BY BIPOLAR TRANSISTOR FOR DISCHARGING STATIC CHARGE CURRENT AND PROCESS OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09421287
|
Filing Dt:
|
10/20/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09425806
|
Filing Dt:
|
10/22/1999
|
|
Title:
|
OUTPUT BUFFER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09427955
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE COMPRISED OF A DOUBLE DATA RATE-SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09427977
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
CHARGE TRANSFER DEVICE WITH FINAL POTENTIAL WELL CLOSE TO FLOATING DIFFUSION REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09433112
|
Filing Dt:
|
11/03/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09435612
|
Filing Dt:
|
11/08/1999
|
|
Title:
|
METHOD OF IMPROVING THE PLANARIZATION OF WIRING BY CMP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09436162
|
Filing Dt:
|
11/09/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09437899
|
Filing Dt:
|
11/09/1999
|
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE WITH CONNECTION TERMINALS IN THE FORM OF A GRID ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09438771
|
Filing Dt:
|
11/12/1999
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING WRITING OF FLASH EEPROM BY MICROCOMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09438950
|
Filing Dt:
|
11/12/1999
|
|
Title:
|
REDUNDANCY FUSE BLOCK HAVING A SMALL OCCUPIED AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09439251
|
Filing Dt:
|
11/12/1999
|
|
Title:
|
METHOD FOR MANUFACTURING CAPACITIVE ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09439346
|
Filing Dt:
|
11/15/1999
|
|
Title:
|
HEAT TREATMENT OF A TANTALUM OXIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09439809
|
Filing Dt:
|
11/12/1999
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE HAVING MULTILAYER WIRING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09439810
|
Filing Dt:
|
11/12/1999
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE WITH A PAIR OF RADIATING TERMINALS AND A PLURALITY OF LEAD TERMINALS FORMED FROM A SINGLE LEAD FRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09440143
|
Filing Dt:
|
11/15/1999
|
|
Title:
|
CACHE LOCK DEVICE AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09440710
|
Filing Dt:
|
11/16/1999
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
INTERCONNECT STRUCTURE OF SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09441487
|
Filing Dt:
|
11/17/1999
|
|
Title:
|
METHOD FOR CORRECTING PHOTOCONTIGUOUS EFFECT DURING MANUFACTURE OF SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09444358
|
Filing Dt:
|
11/18/1999
|
|
Title:
|
APPARATUS AND METHOD FOR CHEMICAL MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09444374
|
Filing Dt:
|
11/22/1999
|
|
Title:
|
SEMICONDUCTOR SUPPORT SUBSTRATE POTENTIAL FIXING STRUCTURE FOR SOI SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09444906
|
Filing Dt:
|
11/22/1999
|
|
Title:
|
VOLTAGE DETECTING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09447069
|
Filing Dt:
|
11/22/1999
|
|
Title:
|
FERROELECTRIC MEMORY DEVICE HAVING A PROTECTIVE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09447212
|
Filing Dt:
|
11/23/1999
|
|
Title:
|
SEMICONDUCTOR MEMORY INCLUDING AN INTERMEDIATE POTENTIAL CIRCUIT CAPABLE OF PROVIDING REDUCED CURRENT FLOW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09447214
|
Filing Dt:
|
11/23/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH MOVEMENT OF POSITIVE ION PREVENTED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09448299
|
Filing Dt:
|
11/24/1999
|
|
Title:
|
MICRO-PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09448886
|
Filing Dt:
|
11/29/1999
|
|
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND ERASE VERIFY METHOD THEREF OR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09449029
|
Filing Dt:
|
11/24/1999
|
|
Title:
|
LOGIC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09449236
|
Filing Dt:
|
11/24/1999
|
|
Title:
|
PROCESS FOR FABRICATING A SEMICONDUCTOR DEVICE WITH IMPROVED STEP COVERAGE AND RELIABILITY OF A LOWER ALUMINUM LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09449470
|
Filing Dt:
|
11/29/1999
|
|
Title:
|
DATA DECODING PROCESSING SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09449742
|
Filing Dt:
|
11/26/1999
|
|
Title:
|
POWER-ON CIRCUIT BUILT IN IC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09451104
|
Filing Dt:
|
11/30/1999
|
|
Title:
|
POWER SAVING ADDRESS TRANSLATION BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09451556
|
Filing Dt:
|
12/01/1999
|
|
Title:
|
MULTIPLE-WAVELENGTH LIGHT SOURCE AND METHOD OF CONTROLLING OSCILLATION FREQUENCIES THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09451557
|
Filing Dt:
|
12/01/1999
|
|
Title:
|
METHOD FOR ESTABLISHING DIFFERENTIAL INJECTION CONDITIONS IN MOSFET SOURCE/DRAIN REGIONS BASED ON DETERMINING THE PERMITTED AMOUNT OF ENERGY CONTAMINATION WITH RESPECT TO DESIRED JUNCTION DEPTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09452596
|
Filing Dt:
|
12/01/1999
|
|
Title:
|
IMAGE SENSOR WITH DEPLETION TYPE TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09453709
|
Filing Dt:
|
12/03/1999
|
|
Title:
|
RETICLE HAVING ACCESSORY PATTERN DIVIDED INTO SUB-PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09454913
|
Filing Dt:
|
12/06/1999
|
|
Title:
|
SINGLE-END-ZERO RECEIVER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09455028
|
Filing Dt:
|
12/06/1999
|
|
Title:
|
INPUT CIRCUIT, OUTPUT CIRCUIT, INPUT-OUTPUT CIRCUIT AND METHOD OF PROCESSING INPUT SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09455509
|
Filing Dt:
|
12/06/1999
|
|
Title:
|
METHOD FOR GENERATING DIFFERENTIAL TRI-STATES AND DIFFERENTIAL TRI-STATE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09455909
|
Filing Dt:
|
12/07/1999
|
|
Title:
|
Method of hydrogen anneal to a semiconductor substrate
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09456978
|
Filing Dt:
|
12/07/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING LOGIC CIRCUIT AND MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09457579
|
Filing Dt:
|
12/09/1999
|
|
Title:
|
MEMORY DEVICE HAVING REDUCED PRECHARGE TIME
|
|
