Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 025443/0543 | |
| Pages: | 13 |
| | Recorded: | 12/02/2010 | | |
Attorney Dkt #: | 5649-3123 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
3
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
08871295
|
Filing Dt:
|
06/09/1997
|
Title:
|
MICROPROCESSOR CHIP HAVING A MEMORY THAT IS RECONFIGURABLE TO FUNCTION AS ON-CHIP MAIN MEMORY OR AN ON-CHIP CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09032969
|
Filing Dt:
|
03/02/1998
|
Title:
|
INTEGRATED HIERARCHICAL MEMORY OVERLAY METHOD FOR IMPROVED PROCESSOR PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10870847
|
Filing Dt:
|
06/17/2004
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
MEMORY MANAGER FOR A COMMON MEMORY
|
|
Assignee
|
|
|
416 MAETAN-DONG, YEONGTONG-GU |
SUWON-SI |
GYEONGGI-DO, KOREA, REPUBLIC OF |
|
Correspondence name and address
|
|
MYERS BIGEL SIBLEY & SAJOVEC, P.A./KSC
|
|
4140 PARKLAKE AVENUE
|
|
SUITE 600
|
|
RALEIGH, NC 27612
|
Search Results as of:
05/16/2024 05:37 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|