Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 025564/0144 | |
| Pages: | 7 |
| | Recorded: | 12/30/2010 | | |
Attorney Dkt #: | 025810 |
Conveyance: | CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
5
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10129115
|
Filing Dt:
|
05/13/2002
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
CLEANING GASSES AND ETCHING GASES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10276305
|
Filing Dt:
|
11/22/2002
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
Title:
|
METHOD OF CLEANING CVD DEVICE AND CLEANING DEVICE THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10415101
|
Filing Dt:
|
04/30/2003
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
Title:
|
PLASMA CLEANING GAS AND PLASMA CLEANING METHOD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11385885
|
Filing Dt:
|
03/22/2006
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
Semiconductor device and manufacturing method thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11486107
|
Filing Dt:
|
07/14/2006
|
Publication #:
|
|
Pub Dt:
|
05/31/2007
| | | | |
Title:
|
METHOD FOR DESIGNING A SEMICONDUCTOR INTEGRATED CIRCUIT LAYOUT CAPABLE OF REDUCING THE PROCESSING TIME FOR OPTICAL PROXIMITY EFFECT CORRECTION
|
|
Assignee
|
|
|
1753 SHIMONUMABE, NAKAHARA-KU, |
KAWASAKI-SHI, KANAGAWA, JAPAN 211-8668 |
|
Correspondence name and address
|
|
SUGHRUE MION, PLLC
|
|
2100 PENNSYLVANIA AVENUE, N.W.
|
|
SUITE 800
|
|
WASHINGTON, DC 20037
|
Search Results as of:
05/14/2024 11:04 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|