skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:025697/0637   Pages: 4
Recorded: 01/26/2011
Attorney Dkt #:20100220-01
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
11/05/2013
Application #:
12977189
Filing Dt:
12/23/2010
Title:
METHOD AND SYSTEM FOR MEASURING BIT ERROR RATE AND BLOCK ERROR RATE OF DEVICE UNDER TEST
Assignors
1
Exec Dt:
12/22/2010
2
Exec Dt:
12/22/2010
3
Exec Dt:
12/22/2010
4
Exec Dt:
12/27/2010
Assignee
1
P.O. BOX 7599
LEGAL DEPT, MS: DL-429
LOVELAND, COLORADO 80537-0599
Correspondence name and address
AGILENT TECHNOLOGIES, INC.
900 SOUTH TAFT AVENUE
MS LEGAL, BUILDING E
LOVELAND, CO 80537-6378

Search Results as of: 05/14/2024 11:15 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT