Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 025849/0134 | |
| Pages: | 2 |
| | Recorded: | 02/23/2011 | | |
| Attorney Dkt #: | 098211-0132 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
13032379
|
Filing Dt:
|
02/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, DESIGN METHOD, DESIGN APPARATUS, AND PROGRAM
|
|
|
Assignee
|
|
|
|
|
| 1753, SHIMONUMABE, NAKAHARA-KU |
| KAWASAKI-SHI, KANAGAWA, JAPAN |
|
|
Correspondence name and address
|
| |
FOLEY & LARDNER LLP
|
| |
3000 K STREET NW
|
| |
WASHINGTON, DC 20007
|
Search Results as of:
05/11/2024 11:16 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
