Total properties:
57
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1993
|
Application #:
|
07399946
|
Filing Dt:
|
08/31/1989
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND OPERATING METHOD THEREOF WITH TRANSFER TRANSISTOR USED AS A MEMORY HOLDING MEANS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/1990
|
Application #:
|
07459998
|
Filing Dt:
|
01/04/1990
|
Title:
|
ELECTROSTATIC CAPACITY DEVICE IN SEMICONDUCTOR MEMORY DEVICE, AND APPARATUS FOR AND METHOD OF DRIVING SENSE AMPLIFIER USING ELECTROSTATIC CAPACITY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1993
|
Application #:
|
07866048
|
Filing Dt:
|
04/09/1992
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF PERFORMING REFRESH OPERATION IN READING OR WRITING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/1995
|
Application #:
|
07995977
|
Filing Dt:
|
12/23/1992
|
Title:
|
CAPACITOR FOR SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1995
|
Application #:
|
08039661
|
Filing Dt:
|
03/30/1993
|
Title:
|
DYNAMIC TYPE SEMICONDUCTOR MEMORY DEVICE OPERABLE IN A SELF-REFRESHING MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1995
|
Application #:
|
08049398
|
Filing Dt:
|
04/21/1993
|
Title:
|
PULSE GENERATING CIRCUIT WITH TEMPERATURE COMPENSATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/1995
|
Application #:
|
08245784
|
Filing Dt:
|
05/19/1994
|
Title:
|
TEST CIRCUIT FOR REFRESH COUNTER OF CLOCK SYNCHRONOUS TYPE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08246582
|
Filing Dt:
|
05/19/1994
|
Title:
|
TEST CIRCUIT IN CLOCK SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/1997
|
Application #:
|
08341145
|
Filing Dt:
|
11/16/1994
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A HIERARCHICAL BIT LINE STRUCTURE WITH REDUCED INTERFERENCE NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08417839
|
Filing Dt:
|
04/06/1995
|
Title:
|
CAPACITOR FOR SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08458775
|
Filing Dt:
|
06/02/1995
|
Title:
|
PULSE GENERATING CIRCUIT AND A SEMICONDUCTOR MEMORY DEVICE PROVIDED WITH THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/1996
|
Application #:
|
08461907
|
Filing Dt:
|
06/05/1995
|
Title:
|
TEST CIRCUIT IN CLOCK SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/1997
|
Application #:
|
08486755
|
Filing Dt:
|
06/06/1995
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE OPERATING STABLY UNDER LOW POWER SUPPLY VOLTAGE WITH LOW POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08524927
|
Filing Dt:
|
09/08/1995
|
Title:
|
A SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE HAVING A MODE REQUIRING AN INTERNAL CLOCK SIGNAL AND A MODE NOT REQUIRING THE INTERNAL CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08735149
|
Filing Dt:
|
10/22/1996
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE WHICH ALLOWS SWITCHING OF BIT CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08740175
|
Filing Dt:
|
10/28/1996
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE WITH AUTO PRECHARGE OPERATION EASILY CONTROLLED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08767496
|
Filing Dt:
|
12/16/1996
|
Title:
|
OPERATION MODE SETTING CIRCUIT IN SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08768081
|
Filing Dt:
|
12/16/1996
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE HAVING INTERNAL CIRCUITRY ENABLED ONLY WHEN COMMANDS ARE APPLIED IN NORMAL SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08779829
|
Filing Dt:
|
01/07/1997
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE PERFORMING INPUT/OUTPUT OF DATA IN A CYCLE SHORTER THAN AN EXTERNAL CLOCK SIGNAL CYCLE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08786386
|
Filing Dt:
|
01/16/1997
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A HIERARCHICAL BIT LINE STRUCTURE WITH REDUCED INTERFERENCE NOISE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08788803
|
Filing Dt:
|
01/23/1997
|
Title:
|
A SYNCHRONOUS TYPE SEMICONDUCTOR MEMORY DEVICE HAVING INTERNAL OPERATION TIMINGS DETERMINED BY COUNT VALUES OF AN INTERNAL COUNTER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
08798950
|
Filing Dt:
|
02/11/1997
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
Title:
|
MEMORY SYSTEM CAPABLE OF SUPPORTING DIFFERENT MEMORY DEVICES AND A MEMORY DEVICE USED THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08801889
|
Filing Dt:
|
02/18/1997
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
08874351
|
Filing Dt:
|
06/13/1997
|
Title:
|
STEP-UP POTENTIAL SUPPLY CIRCUIT AND SEMICONDUCTOR STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08903477
|
Filing Dt:
|
07/30/1997
|
Title:
|
METHODS AND APPARATUS FOR DECREASING THE SIZE OF GENERATED MODELS TRAINED FOR AUTOMATIC PATTERN RECOGNITION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08931525
|
Filing Dt:
|
09/16/1997
|
Title:
|
MEMORY DEVICE AND SENSE AMPLIFIER CONTROL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08942485
|
Filing Dt:
|
10/02/1997
|
Title:
|
INTERNAL POTENTIAL GENERATING CIRCUIT AND BOOSTED POTENTIAL GENERATING UNIT USING PUMPING OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08978440
|
Filing Dt:
|
11/25/1997
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE HAVING INTERNAL CIRCUITRY ENABLED ONLY WHEN COMMANDS ARE APPLIED IN NORMAL SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09045834
|
Filing Dt:
|
03/23/1998
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE PERMITTING LARGE OUTPUT CURRENT FROM OUTPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
09058987
|
Filing Dt:
|
04/13/1998
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR DEVICE HAVING CIRCUITRY CAPABLE OF SURELY RESETTING TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09122762
|
Filing Dt:
|
07/27/1998
|
Title:
|
CLOCK SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE CAPABLE OF PREVENTING OUTPUTTING OF INVALID DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09131346
|
Filing Dt:
|
08/07/1998
|
Title:
|
MULTI-BANK SEMICONDUCTOR MEMORY DEVICE SUITABLE FOR INTEGRATION WITH LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09143253
|
Filing Dt:
|
08/28/1998
|
Title:
|
CLOCK SYNCHRONOUS MEMORY EMBEDDED SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09186895
|
Filing Dt:
|
11/06/1998
|
Title:
|
VOLATILE MEMORY AND EMBEDDED DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09204282
|
Filing Dt:
|
12/03/1998
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE IMPLEMENTING MULTI-BANK CONFIGURATION WITH REDUCED NUMBER OF SIGNAL LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09221835
|
Filing Dt:
|
12/28/1998
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE OPERATING STABLY UNDER LOW POWER SUPPLY VOLTAGE WITH LOW POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09226064
|
Filing Dt:
|
01/06/1999
|
Title:
|
SYNCHRONOUS TYPE SEMICONDUCTOR MEMORY DEVICE PERMITTING REDUCTION IN RATIO OF AREA OCCUPIED BY CONTROL CIRCUIT IN CHIP AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09261153
|
Filing Dt:
|
03/03/1999
|
Title:
|
CLOCK SYNCHRONOUS TYPE SEMICONDUCTOR MEMORY DEVICE THAT CAN SWITCH WORD CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09272194
|
Filing Dt:
|
03/18/1999
|
Title:
|
OPERABLE SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE SWITCHING BETWEEN SINGLE DATA RATE MODE AND DOUBLE DATA RATE MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09339389
|
Filing Dt:
|
06/24/1999
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCLUDING SENSE AMPLIFIER CIRCUIT DIFFERING IN DRIVABILITY BETWEEN DATA WRITE MODE AND DATA READ MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09461093
|
Filing Dt:
|
12/14/1999
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF HIGH SPEED INPUT/OUTPUT OF WIDE BANDWIDTH DATA BY IMPROVING USAGE EFFICIENCY OF EXTERNAL DATA BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09467914
|
Filing Dt:
|
12/21/1999
|
Title:
|
CLOCK SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE HAVING A REDUCED ACCESS TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09489474
|
Filing Dt:
|
01/21/2000
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
Semiconductor device including voltage down converter allowing tuning in short period of time and reduction of chip area
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09511927
|
Filing Dt:
|
02/23/2000
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REDUCED CURRENT CONSUMPTION IN DATA HOLD MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09645610
|
Filing Dt:
|
08/25/2000
|
Title:
|
Semiconductor memory device having self refresh mode
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09666133
|
Filing Dt:
|
09/20/2000
|
Title:
|
CLOCK SYNCHRONOUS TYPE SEMICONDUCTOR MEMORY DEVICE THAT CAN SWITCH WORD CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09759319
|
Filing Dt:
|
01/16/2001
|
Title:
|
Semiconductor memory device that can access two regions alternately at high speed
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2002
|
Application #:
|
09768061
|
Filing Dt:
|
01/24/2001
|
Publication #:
|
|
Pub Dt:
|
06/07/2001
| | | | |
Title:
|
Semiconductor memory device including sense amplifier circuit differing in drivability between data write mode and data read mode
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09843689
|
Filing Dt:
|
04/30/2001
|
Publication #:
|
|
Pub Dt:
|
09/06/2001
| | | | |
Title:
|
CLOCK SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE HAVING A REDUCED ACCESS TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09876078
|
Filing Dt:
|
06/08/2001
|
Publication #:
|
|
Pub Dt:
|
03/07/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE CAPABLE OF GENERATING INTERNAL VOLTAGE EFFECTIVELY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09973886
|
Filing Dt:
|
10/11/2001
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF ADJUSTING PHASE OF OUTPUT DATA AND MEMORY SYSTEM USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09981811
|
Filing Dt:
|
10/19/2001
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE ALLOWING SIMULTANEOUS INPUTTING OF N DATA SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09986973
|
Filing Dt:
|
11/13/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING INTERNAL POTENTIAL GENERATING CIRCUIT ALLOWING TUNING IN SHORT PERIOD OF TIME AND REDUCTION OF CHIP AREA
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
10025857
|
Filing Dt:
|
12/26/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
OPERABLE SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE SWITCHING BETWEEN SINGLE DATA RATE MODE AND DOUBLE DATA RATE MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
10115618
|
Filing Dt:
|
04/04/2002
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH REDUCED CURRENT CONSUMPTION IN DATA HOLD MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10209901
|
Filing Dt:
|
08/02/2002
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
Title:
|
REFRESH CONTROL CIRCUITRY FOR REFRESHING STORAGE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10339288
|
Filing Dt:
|
01/10/2003
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
OPERABLE SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE SWITCHING BETWEEN SINGLE DATA RATE MODE AND DOUBLE DATA RATE MODE
|
|