Total properties:
178
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1993
|
Application #:
|
07542179
|
Filing Dt:
|
06/22/1990
|
|
Title:
|
SEMICONDUCTOR PACKAGE HAVING WRAPAROUND METALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1993
|
Application #:
|
07582475
|
Filing Dt:
|
09/14/1990
|
|
Title:
|
METHOD AND APPARATUS FOR REDUCING BUFFER STORAGE IN A READ-MODIFY- WRITE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1993
|
Application #:
|
07722656
|
Filing Dt:
|
06/28/1991
|
|
Title:
|
GENTLE PACKAGE EXTRACTION TOOL AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1996
|
Application #:
|
07823078
|
Filing Dt:
|
01/14/1992
|
|
Title:
|
SEQUENTIAL PARITY CORRECTION FOR ERROR-CORRECTING RAM ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/1994
|
Application #:
|
07866377
|
Filing Dt:
|
04/09/1992
|
|
Title:
|
DATA INTEGRITY ASSURANCE IN A DISK DRIVE UPON A POWER FAILURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/1995
|
Application #:
|
07931271
|
Filing Dt:
|
08/17/1992
|
|
Title:
|
METHOD AND APPARATUS FOR IMAGING AND ANALYSIS OF CORNEAL TISSUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1995
|
Application #:
|
07945561
|
Filing Dt:
|
09/16/1992
|
|
Title:
|
CACHE SYSTEM FOR REDUCING MEMORY LATENCY TIMES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
07979552
|
Filing Dt:
|
11/18/1992
|
|
Title:
|
HOLLOW CHIP PACKAGE AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1996
|
Application #:
|
08000518
|
Filing Dt:
|
01/04/1993
|
|
Title:
|
METHOD AND APPARATUS FOR PARITY GENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08019499
|
Filing Dt:
|
02/19/1993
|
|
Title:
|
NETWORK CONNECTION SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
08034288
|
Filing Dt:
|
03/22/1993
|
|
Title:
|
BURST SRAMS FOR USE WITH A HIGH SPEED CLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1996
|
Application #:
|
08034300
|
Filing Dt:
|
03/22/1993
|
|
Title:
|
CIRCUIT FOR DISABLING AN ADDRESS MASKING CONTROL SIGNAL USING OR GATE WHEN A MICROPROCESSOR IS IN A SYSTEM MANAGEMENT MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
08067262
|
Filing Dt:
|
05/25/1993
|
|
Title:
|
INTERLEAVING READ AND WRITE OPERATIONS ON A BUS AND MINIMIZING BUFFERING ON A MEMORY MODULE IN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08073911
|
Filing Dt:
|
06/09/1993
|
|
Title:
|
A METHOD FOR PROVIDING A MEMORY MEDEL OF A MEMORY DEVICE FOR USE IN SIMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/1995
|
Application #:
|
08087545
|
Filing Dt:
|
07/06/1993
|
|
Title:
|
PROGRAMMABLE ERROR-CHECKING MATRIX FOR DIGITAL COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/1994
|
Application #:
|
08113578
|
Filing Dt:
|
08/27/1993
|
|
Title:
|
AN IC WHICH CAN BE USED AS A PROGRAMMABLE LOGIC CELL ARRAY OR AS A REGISTER FILE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1994
|
Application #:
|
08121978
|
Filing Dt:
|
09/14/1993
|
|
Title:
|
LEAST RECENTLY USED REPLACEMENT APPARATUS FOR A SYSTEM WITH A SET ASSOCIATIVE CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1995
|
Application #:
|
08138292
|
Filing Dt:
|
10/15/1993
|
|
Title:
|
ELECTRICAL INTERCONNECT FOR A HEAD/ARM ASSEMBLY OF COMPUTER DISK DRIVES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08200931
|
Filing Dt:
|
02/22/1994
|
|
Title:
|
METHOD FOR ADDRESSING A BLOCK ADDRESASBLE MEMORY USING A GRAY CODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/1995
|
Application #:
|
08261647
|
Filing Dt:
|
06/17/1994
|
|
Title:
|
MEMORY PROCESSOR THAT PREVENTS ERRORS WHEN LOAD INSTRUCTIONS ARE MOVED IN THE EXECUTION SEQUENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08268403
|
Filing Dt:
|
06/30/1994
|
|
Title:
|
SYSTEM FOR HANDLING CACHE MEMORY VICTIM DATA WHICH TRANSFERS DATA FROM CACHE TO THE INTERFACE WHILE CPU PERFORMS A CACHE LOOKUP USING CACHE STATUS INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08269259
|
Filing Dt:
|
06/30/1994
|
|
Title:
|
METHOD AND APPARATUS FOR ADAPTIVE MEMORY ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/1997
|
Application #:
|
08269294
|
Filing Dt:
|
06/30/1994
|
|
Title:
|
PADDLELESS MOLDED PLASTIC SEMICONDUCTOR CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08291240
|
Filing Dt:
|
08/16/1994
|
|
Title:
|
SYSTEM INDEPENDENT INTERFACE FOR PERFORMANCE COUNTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/1996
|
Application #:
|
08293862
|
Filing Dt:
|
08/22/1994
|
|
Title:
|
SCALABLE REGISTER FILE ORGANIZATION FOR A COMPUTER ARCHITECTURE HAVING MULTIPLE FUNCTIONAL UNITS OR A LARGE REGISTER FILE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08313980
|
Filing Dt:
|
09/28/1994
|
|
Title:
|
APPARATUS AND METHOD FOR REDUCING DELAYS DUE TO BRANCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08324940
|
Filing Dt:
|
10/18/1994
|
|
Title:
|
METHOD AND SYSTEM FOR DEFERRING EXCEPTIONS GENERATED DURING SPECULATIVE EXECUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
08329326
|
Filing Dt:
|
10/26/1994
|
|
Title:
|
MIRRORED MEMORY MULTI-PROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08339086
|
Filing Dt:
|
11/14/1994
|
|
Title:
|
USING AN ADDRESS PIN AS A SNOOP INVALIDATE SIGNAL DURING SNOOP CYCLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08349853
|
Filing Dt:
|
12/06/1994
|
|
Title:
|
APPARATUS FOR CACHING SMRAM IN AN INTEL PROCESSOR BASED COMPUTER SYSTEM EMPLOYING SYSTEM MANAGEMENT MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/1997
|
Application #:
|
08367453
|
Filing Dt:
|
12/30/1994
|
|
Title:
|
METHOD OF DETERMINING THE CONFIGURATION OF DEVICES INSTALLED ON A COMPUTER BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
08373718
|
Filing Dt:
|
01/17/1995
|
|
Title:
|
INDEPENDENTLY MOUNTED COOLING FINS FOR A LOW-STRESS SEMICONDUCTOR PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2000
|
Application #:
|
08400414
|
Filing Dt:
|
03/03/1995
|
|
Title:
|
COMPUTER SYSTEM AND METHOD FOR EVALUATING PREDICATES AND BOOLEAN EXPRESSIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08411364
|
Filing Dt:
|
03/27/1995
|
|
Title:
|
ZONE BIT RECORDING ENHANCED VIDEO DATA LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
08432234
|
Filing Dt:
|
05/01/1995
|
|
Title:
|
TILEABLE GATE ARRAY CELL FOR PROGRAMMABLE LOGIC DEVICES AND GATE ARRAY HAVING TILED GATE ARRAY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08447469
|
Filing Dt:
|
05/23/1995
|
|
Title:
|
GRAPH PARTITIONING ENGINE BASED ON PROGRAMMABLE GATE ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08524799
|
Filing Dt:
|
10/27/1995
|
|
Title:
|
CIRCUIT FOR DISABLING AN ADDRESS MASKING CONTROL SIGNAL WHEN A MICROPROCESSOR IS IN A SYSTEM MANAGEMENT MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08533133
|
Filing Dt:
|
09/25/1995
|
|
Title:
|
MULTI-PORTED DATA STORAGE DEVICE WITH IMPROVED CELL STABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08562713
|
Filing Dt:
|
11/27/1995
|
|
Title:
|
APPARATUS FOR PROVIDING IMPROVED MEMORY ACCESS PERIODS IN PAGE MODE CACHE SYSTEMS WITH PIPELINED CACHE ACCESS AND MAIN MEMORY ADDRESS REPLAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08588151
|
Filing Dt:
|
01/18/1996
|
|
Title:
|
IMPROVED COMPUTER ARCHITECTURE FOR REDUCING DELAY DUE TO BRANCH INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08597784
|
Filing Dt:
|
02/07/1996
|
|
Title:
|
METHOD AND SYSTEM FOR PROPAGATING EXCEPTION STATUS IN DATA REGISTER AND FOR DETECTING EXCEPTIONS FORM SPECULATIVE OPERATIONS WITH NON-SPECULATIVE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/1997
|
Application #:
|
08613597
|
Filing Dt:
|
03/11/1996
|
|
Title:
|
CIRCUIT FOR TESTING MICROPROCESSOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08641467
|
Filing Dt:
|
05/01/1996
|
|
Title:
|
APPARATUS AND METHOD FOR CONFIGURING A RECONFIGURABLE ELECTRONIC SYSTEM HAVING DEFECTIVE RESOURCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08645921
|
Filing Dt:
|
05/14/1996
|
|
Title:
|
CIRCUIT FOR CORRECTING CACHE INCOHERENCY PROBLEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08658004
|
Filing Dt:
|
06/04/1996
|
|
Title:
|
USING AN ADDRESS PIN AS A SNOOP INVALIDATE SIGNAL DURING SNOOP CYCLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08689893
|
Filing Dt:
|
08/15/1996
|
|
Title:
|
DATA HANDLING SYSTEM WITH CIRCULAR QUEUE FORMED IN PAGED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
08692649
|
Filing Dt:
|
08/06/1996
|
|
Title:
|
SCALED MEMORY ALLOCATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08720960
|
Filing Dt:
|
10/10/1996
|
|
Title:
|
A METHOD FOR REFRESHING A MEMORY, CONTROLLED BY A MEMORY CONTROLLER IN A COMPUTER SYSTEM, IN A SELF-REFRESH MODE WHILE SCANNING THE MEMORY CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08730536
|
Filing Dt:
|
10/11/1996
|
|
Title:
|
PADDLELESS MOLDED PLASTIC SEMICONDUCTOR CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08747320
|
Filing Dt:
|
11/12/1996
|
|
Title:
|
CONTROLLING SDRAM MEMORY BY USING TRAUNCATED BURST READ-MODIFY-WRITE MEMORY OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08770611
|
Filing Dt:
|
12/19/1996
|
|
Title:
|
METHOD AND APPARATUS FOR DETECTING MEMORY DEVICE TYPES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08771557
|
Filing Dt:
|
12/20/1996
|
|
Title:
|
COMPUTER SYSTEM WITH SYSTEM ROM INCLUDING SERIAL-ACCESS PROM COUPLED TO AN AUTO-CONFIGURING MEMORY CONTROLLER AND METHOD OF SHADOWING BIOS CODE FROM PROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08775315
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
METHOD AND APPARATUS FOR USING EXTENDED DATA OUTPUT MEMORY DEVICES IN A SYSTEM DESIGNED FOR FAST PAGE MODE MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08801738
|
Filing Dt:
|
02/14/1997
|
|
Title:
|
BURST SRAMS FOR USE WITH A HIGH SPEED CLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08843795
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
INSTRUCTION UNIT HAVING A PARTITIONED CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08845306
|
Filing Dt:
|
04/25/1997
|
|
Title:
|
ACCESSING MULTIPLE INDEPENDENT MICROKERNELS EXISTING IN A GLOBALLY SHARED MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
08871295
|
Filing Dt:
|
06/09/1997
|
|
Title:
|
MICROPROCESSOR CHIP HAVING A MEMORY THAT IS RECONFIGURABLE TO FUNCTION AS ON-CHIP MAIN MEMORY OR AN ON-CHIP CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08918838
|
Filing Dt:
|
08/26/1997
|
|
Title:
|
CIRCUIT FOR DISABLING AN ADDRESS MASKING CONTROL SIGNAL WHEN A MICROPROCESSOR IS IN A SYSTEM MANAGEMENT MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08920665
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
MATCH AND MATCH ADDRESS SIGNAL PRIORITIZATION IN A CONTENT ADDRESSABLE MEMORY ENCODER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
08935242
|
Filing Dt:
|
09/22/1997
|
|
Title:
|
MEMORY ERROR CONTAINMENT IN NETWORK CACHE ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08963673
|
Filing Dt:
|
10/31/1997
|
|
Title:
|
MAIN MEMORY BANK INDEXING SCHEME THAT OPTIMIZES CONSECUTIVE PAGE HITS BY LINKING MAIN MEMORY BANK ADDRESS ORGANIZATION TO CACHE MEMORY ADDRESS ORGANIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09003201
|
Filing Dt:
|
01/07/1998
|
|
Title:
|
METHOD OF MANAGEMENT OF A CIRCULAR QUEUE FOR ASYNCHRONOUS ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09015415
|
Filing Dt:
|
01/29/1998
|
|
Title:
|
DETERMINING THRESHOLDS AND WRAP-AROUND CONDITIONS IN A FIRST-IN-FIRST-OUT MEMORY SUPPORTING A VARIETY OF READ
AND WRITE TRANSACTION SIZES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09032969
|
Filing Dt:
|
03/02/1998
|
|
Title:
|
INTEGRATED HIERARCHICAL MEMORY OVERLAY METHOD FOR IMPROVED PROCESSOR PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09058001
|
Filing Dt:
|
04/09/1998
|
|
Title:
|
METHOD AND APPARATUS FOR RESETTING A RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09070118
|
Filing Dt:
|
04/30/1998
|
|
Title:
|
CATHETER COT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09095435
|
Filing Dt:
|
06/10/1998
|
|
Title:
|
METHOD AND APPARATUS FOR A LOW POWER SELF TEST OF A MEMORY SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09098578
|
Filing Dt:
|
06/17/1998
|
|
Title:
|
METHOD OF DETERMINING SIGNAL DELAY OF A RESOURCE IN A RECONFIGURABLE SYSTEM HAVING MULTIPLE RESOURCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2001
|
Application #:
|
09131650
|
Filing Dt:
|
08/10/1998
|
|
Title:
|
SHARING A SINGLE SERIAL PORT BETWEEN SYSTEM REMOTE ACCESS SOFTWARE AND A REMOTE MANAGEMENT MICROCONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09200248
|
Filing Dt:
|
11/25/1998
|
|
Title:
|
METHODS AND APPARATUS FOR PROCESSING LOAD INSTRUCTIONS IN THE PRESENCE OF RAM ARRAY AND DATA BUS CONFLICTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09222254
|
Filing Dt:
|
12/28/1998
|
|
Title:
|
SYSTEM AND METHOD FOR MULTIPLICATION MODULO (2N + 1)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09225775
|
Filing Dt:
|
01/05/1999
|
|
Title:
|
METHOD AND APPARATUS TO SHARE INSTRUCTION IMAGES IN A VIRTUAL CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09232194
|
Filing Dt:
|
01/15/1999
|
|
Title:
|
SYSTEM AND METHOD FOR MANAGING DATA IN AN ASYNCHRONOUS I/O CACHE MEMORY TO MAINTAIN A PREDETERMINED AMOUNT OF STORAGE SPACE THAT IS READILY AVAILBLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09236871
|
Filing Dt:
|
01/26/1999
|
|
Title:
|
APPARATUS AND METHOD FOR ENHANCING DATA TRANSFER TO OR FROM A SDRAM SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09252431
|
Filing Dt:
|
02/18/1999
|
|
Title:
|
COMPUTER SYSTEM WITH SYSTEM ROM INCLUDING SERIAL-ACCESS PROM COUPLED TO AN AUTO-CONFIGURING MEMORY CONTROLLER AND METHOD OF SHADOWING BIOS CODE FROM PROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
09312300
|
Filing Dt:
|
05/14/1999
|
|
Title:
|
PREEMPTIVE REPLACEMENT STRATEGY FOR A CACHING DYNAMIC TRANSLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09364716
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
MECHANISM FOR DETECTING CONTINUITY MODULES IN A DIRECT RAMBUS DRAM SUBSYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09378393
|
Filing Dt:
|
08/20/1999
|
|
Title:
|
PROGRAMMATIC ITERATION SCHEDULING FOR PARALLEL PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09399010
|
Filing Dt:
|
09/20/1999
|
|
Title:
|
CACHE BANK CONFLICT AVOIDANCE AND CACHE COLLISION AVOIDANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09506620
|
Filing Dt:
|
02/18/2000
|
|
Title:
|
Redundancy programming using addressable scan paths to reduce the number of required fuses
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09603250
|
Filing Dt:
|
06/26/2000
|
|
Title:
|
COLLAPSIBLE HUB ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
09652459
|
Filing Dt:
|
08/31/2000
|
|
Title:
|
ENHANCED CLOCK FORWARDING DATA RECOVERY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
09656551
|
Filing Dt:
|
09/06/2000
|
|
Title:
|
CHECKPOINT COMPUTER SYSTEM UTILIZING A FIFO BUFFER TO RE-SCYNCHRONIZE AND RECOVER THE SYSTEM ON THE DETECTION OF AN ERROR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09666005
|
Filing Dt:
|
09/19/2000
|
|
Title:
|
APPARATUS AND METHOD FOR DETECTING AND STORING INFORMATION RELATING TO AN ANIMAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09689201
|
Filing Dt:
|
10/11/2000
|
|
Title:
|
PORTABLE SCANNING APPARATUS HAVING HIGH STORAGE CAPACITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09695363
|
Filing Dt:
|
10/24/2000
|
|
Title:
|
SYSTEM AND METHOD FOR DETECTING ATTEMPTS TO ACCESS DATA RESIDING OUTSIDE OF ALLOCATED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09697746
|
Filing Dt:
|
10/25/2000
|
|
Title:
|
Content addressable memory cell with a bootstrap improved compare
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
09710128
|
Filing Dt:
|
11/08/2000
|
|
Title:
|
RESOURCE ACCESS/RETURN SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09710356
|
Filing Dt:
|
11/09/2000
|
|
Title:
|
Data recording methodology and methods for facilitating data recovery with emitter failure
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09726621
|
Filing Dt:
|
12/01/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
|
Title:
|
AFM VERSION OF DIODE- AND CATHODOCONDUCTIVITY - AND CATHODOLUMINESCENCE-BASED DATA STORAGE MEDIA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09759853
|
Filing Dt:
|
01/12/2001
|
|
Title:
|
System and method for utilizing checksums to recover data
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2004
|
Application #:
|
09792476
|
Filing Dt:
|
02/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
|
Title:
|
CACHE TEST SEQUENCE FOR SINGLE-PORTED ROW REPAIR CAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
09795240
|
Filing Dt:
|
02/27/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
|
Title:
|
ELECTRON SOURCE HAVING PLANAR EMISSION REGION AND FOCUSING STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
09808711
|
Filing Dt:
|
03/14/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
|
Title:
|
MEMORY MANAGER FOR A COMMON MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
09808713
|
Filing Dt:
|
03/14/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
|
Title:
|
USING TASK DESCRIPTION BLOCKS TO MAINTAIN INFORMATION REGARDING OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
09816851
|
Filing Dt:
|
03/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
|
Title:
|
STORAGE SYSTEM FOR USE IN CUSTOM LOOP ACCELERATORS AND THE LIKE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
09822714
|
Filing Dt:
|
03/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR SETTING NEW VALUES FOR CONFIGURATION PARAMETERS ON A DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
09823467
|
Filing Dt:
|
03/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
|
Title:
|
RETIRING EARLY-COMPLETION INSTRUCTION TO IMPROVE COMPUTER OPERATION THROUGHPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
09836124
|
Filing Dt:
|
04/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
|
Title:
|
DATA STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
09853955
|
Filing Dt:
|
05/10/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR PERFORMING BACKWARD ERROR RECOVERY IN A COMPUTER
|
|
