Total properties:
671
Page
5
of
7
Pages:
1 2 3 4 5 6 7
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09342240
|
Filing Dt:
|
06/29/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09356457
|
Filing Dt:
|
07/19/1999
|
|
Title:
|
PARALLEL PROCESSING PROCESSOR AND PARALLEL PROCESSING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09367544
|
Filing Dt:
|
08/16/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09371003
|
Filing Dt:
|
08/10/1999
|
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
|
Title:
|
SEE ATTACHED LIST (K. YASUI ET AL)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09372007
|
Filing Dt:
|
08/11/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09382598
|
Filing Dt:
|
08/25/1999
|
|
Title:
|
DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09389227
|
Filing Dt:
|
09/03/1999
|
|
Title:
|
AN INFORMATION OPROCESSING APPARATUS HAVING A BUS USING THE PROTOCOL OF THE ACKOWLEDGE TYPE IN THE SOURCE CLOCK SYNCHRONOUS SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09390962
|
Filing Dt:
|
09/07/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
09393623
|
Filing Dt:
|
09/10/1999
|
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09394047
|
Filing Dt:
|
09/13/1999
|
|
Title:
|
INSULATED GATE TYPE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09397853
|
Filing Dt:
|
09/17/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09399330
|
Filing Dt:
|
09/20/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, METHOD OF MANUFACTURING THE DEVICE, AND COMPUTER READABLE MEDIUM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09400997
|
Filing Dt:
|
09/21/1999
|
|
Title:
|
PROCESSOR RECEIVING RESPONSE REQUEST CORRESPONDING TO ACCESS CLOCK SIGNAL WITH BUFFER FOR EXTERNAL TRANSFER SYNCHRONOUS TO RESPONSE REQUEST AND INTERNAL TRANSFER SYNCHRONOUS TO OPERATIONAL CLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09400999
|
Filing Dt:
|
09/21/1999
|
|
Title:
|
MEMORY OUTPUTTING BOTH DATA AND TIMING SIGNAL WITH OUTPUT DATA AND TIMING SIGNAL BEING ALIGNED WITH EACH OTHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09403104
|
Filing Dt:
|
12/15/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD OF CHECKING MEMORY.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09410505
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
MICROPROCESSOR HAVING IMPROVED MEMORY MANAGEMENT UNIT AND CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09410506
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
MICROPROCESSOR HAVING IMPROVED MEMORY MANAGEMENT UNIT AND CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09410549
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
METHOD AND SYSTEM FOR SELECTING AND USING SOURCE OPERANDS IN COMPUTER SYSTEM INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09410555
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
WRITE BUFFER WITH BURST CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09410998
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
INSTRUCTIONS FOR ARITHMETIC OPERATIONS ON VECTORED DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09411452
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
MECHANISM FOR INVALIDATING INSTRUCTION CACHE BLOCKS IN A PIPLINE PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09411620
|
Filing Dt:
|
10/01/1999
|
|
Title:
|
METHOD AND APPARATUS FOR ARITHMETIC OPERATION ON VECTORED DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09411643
|
Filing Dt:
|
10/04/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09413890
|
Filing Dt:
|
10/07/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND PRODUCTION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09417466
|
Filing Dt:
|
10/12/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09420485
|
Filing Dt:
|
10/19/1999
|
|
Title:
|
COMPUTER READABLE MEDIUM WITH DEFINITION OF INTERFACE RECORDED THEREON, VERIFICATION METHOD FOR FEASIBILITY TO CONNECT GIVEN CIRCUIT AND METHOD OF GENERATING SIGNAL PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09427594
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND IC CARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09434308
|
Filing Dt:
|
11/05/1999
|
|
Title:
|
METHOD OF FORMING A SHALLOW GROOVE ISOLATION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09435035
|
Filing Dt:
|
11/05/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, MEMORY MODULE, STORAGE DEVICE AND A METHOD FOR REPAIRING A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09437266
|
Filing Dt:
|
11/10/1999
|
|
Title:
|
RESIN SEALED SEMICONDUCTOR DEVICE HAVING IMPROVED ARRANGEMENT FOR REDUCING THERMAL STRESS WITHIN THE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09440111
|
Filing Dt:
|
11/15/1999
|
|
Title:
|
RESIST PATTERN FORMING METHOD USING ANTI-REFLECTIVE LAYER AND METHOD OF ETCHING USING RESIST PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09446979
|
Filing Dt:
|
12/30/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME TECHNICAL FIELD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09448979
|
Filing Dt:
|
11/24/1999
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09453079
|
Filing Dt:
|
12/02/1999
|
|
Title:
|
PARALLEL TYPE NONVOLATILE SEMICONDUCTOR MEMORY DEVICE AND METHOD OF USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09457292
|
Filing Dt:
|
12/09/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09461400
|
Filing Dt:
|
12/15/1999
|
|
Title:
|
MICROCOMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09461401
|
Filing Dt:
|
12/15/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT AND METHOD OF CHECKING MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09462840
|
Filing Dt:
|
01/14/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09467926
|
Filing Dt:
|
12/21/1999
|
|
Title:
|
A SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09471321
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND A OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09475033
|
Filing Dt:
|
12/30/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09479075
|
Filing Dt:
|
01/07/2000
|
|
Title:
|
Data Processor and Data Processing System
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09479592
|
Filing Dt:
|
01/07/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND PROCESS FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09480155
|
Filing Dt:
|
01/10/2000
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
|
Title:
|
A MICROCOMPUTER HAVING A NON-VOLATILE SEMICONDUCTOR MEMORY HAVING A FIRST BLOCK STORING A PROGRAM AND A SECOND BLOCK FOR STORING DATA WHICH IS SELECTIVELY ERASED UNDER PREDETERMINED CONDITIONS IF DATA IS FOUND WRITTEN IN THAT BLOCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09480477
|
Filing Dt:
|
01/11/2000
|
|
Title:
|
Method and apparatus for dry etching
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09485169
|
Filing Dt:
|
02/07/2000
|
|
Title:
|
METHOD OF EXTRACTING TIMING CHARACTERISTICS OF TRANSISTOR CIRCUITS, STORAGE MEDIUM STORING TIMING CHARACTERISTIC LIBRARY, LSI DESIGNING METHOD, AND GATE EXTRACTION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09486057
|
Filing Dt:
|
02/22/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09492506
|
Filing Dt:
|
01/27/2000
|
|
Title:
|
Semiconductor integrated circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09497119
|
Filing Dt:
|
02/03/2000
|
|
Title:
|
METHOD FOR REPAIRING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09497548
|
Filing Dt:
|
02/03/2000
|
|
Title:
|
Semiconductor integrated circuit device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09500242
|
Filing Dt:
|
02/08/2000
|
|
Title:
|
1Semiconductor integrated circuit device for connecting semiconductor region and electrical wiring metal via titanium silicide layer and method of fabrication thereof
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09507787
|
Filing Dt:
|
02/22/2000
|
|
Title:
|
POLISHING APPARATUS USING SUBSTANTIALLY ABRASIVE-FREE LIQUID WITH
MIXTURE UNIT NEAR POLISHING UNIT, AND PLANT USING THE POLISHING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09512818
|
Filing Dt:
|
02/25/2000
|
|
Title:
|
Logic emulation system
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09513349
|
Filing Dt:
|
02/25/2000
|
|
Title:
|
Process for manufacturing a semicondutor wafer, a semiconductor wafer, process for manufacturing a semiconductor integrated circuit device, and semiconductor integrated circuit device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09518146
|
Filing Dt:
|
03/03/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND PROCESS FOR MANUFACTURE OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09520346
|
Filing Dt:
|
03/07/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING THIN ELECTRODE LAYER ADJACENT GATE INSULATOR AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09525026
|
Filing Dt:
|
03/14/2000
|
|
Title:
|
Semiconductor Device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09527751
|
Filing Dt:
|
03/17/2000
|
|
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09528439
|
Filing Dt:
|
03/17/2000
|
|
Title:
|
Surface-protecting film and resin-sealed semiconductor device having said film
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09542296
|
Filing Dt:
|
04/04/2000
|
|
Title:
|
FLEXIBLE IC CHIP BETWEEN FLEXIBLE SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09547937
|
Filing Dt:
|
04/11/2000
|
|
Title:
|
Semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09549230
|
Filing Dt:
|
04/13/2000
|
|
Title:
|
Semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09551615
|
Filing Dt:
|
04/17/2000
|
|
Title:
|
PROCESS FOR MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09554754
|
Filing Dt:
|
05/19/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09557218
|
Filing Dt:
|
04/25/2000
|
|
Title:
|
Semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09577149
|
Filing Dt:
|
05/24/2000
|
|
Title:
|
Semiconductor memory apparatus, semiconductor apparatus, data processing apparatus and computer system
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09580180
|
Filing Dt:
|
05/26/2000
|
|
Title:
|
System including a ferroelectric memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09582327
|
Filing Dt:
|
06/23/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, RECORDING MEDIUM STORED WITH CELL LIBRARY, AND METHOD FOR DESIGNING SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09582485
|
Filing Dt:
|
06/23/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09585629
|
Filing Dt:
|
06/02/2000
|
|
Title:
|
Semiconductor device and method of manufacturing the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09588201
|
Filing Dt:
|
06/06/2000
|
|
Title:
|
MANUFACTURING METHOD OF SEMICONDUCTOR SUBSTRATE AND METHOD AND APPARATUS FOR INSPECTING DEFECTS OF PATTERNS ON AN OBJECT TO BE INSPECTED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09588831
|
Filing Dt:
|
06/07/2000
|
|
Title:
|
Duplicate bitline self-time technique for reliable memory operation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09597985
|
Filing Dt:
|
06/19/2000
|
|
Title:
|
Semiconductor device and production thereof
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09608154
|
Filing Dt:
|
06/30/2000
|
|
Title:
|
Semiconductor memory device and a method for fabricating the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09609473
|
Filing Dt:
|
06/30/2000
|
|
Title:
|
Semiconductor integrated circuit and recording medium
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09614759
|
Filing Dt:
|
07/11/2000
|
|
Title:
|
Semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09618940
|
Filing Dt:
|
07/18/2000
|
|
Title:
|
Semiconductor memory device, nonvolatile semiconductor memory device, and their data reading method
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09619636
|
Filing Dt:
|
07/19/2000
|
|
Title:
|
LOGIC DIVIDING METHOD, LOGIC DIVIDING SYSTEM AND RECORDING MEDIUM FOR STORING LOGIC DIVIDING PROGRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09627007
|
Filing Dt:
|
07/27/2000
|
|
Title:
|
Semiconductor integrated circuit and recording medium
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09635270
|
Filing Dt:
|
08/09/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09639306
|
Filing Dt:
|
08/16/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09639754
|
Filing Dt:
|
08/15/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09640646
|
Filing Dt:
|
08/18/2000
|
|
Title:
|
METHOD OF FORMING BUMPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09640647
|
Filing Dt:
|
08/18/2000
|
|
Title:
|
PACKAGING STRUCTURE AND METHOD OF PACKAGING ELECTRONIC PARTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09646511
|
Filing Dt:
|
01/12/2001
|
|
Title:
|
PROCESS FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09646711
|
Filing Dt:
|
11/29/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE ITS MANUFACTURING METHOD AND ELECTRONIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09648772
|
Filing Dt:
|
08/28/2000
|
|
Title:
|
Method and apparatus for dry etching
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09657581
|
Filing Dt:
|
09/08/2000
|
|
Title:
|
Semiconductor device and a method of manufacturing the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09659541
|
Filing Dt:
|
09/11/2000
|
|
Title:
|
Clocked logic gate circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09660923
|
Filing Dt:
|
09/13/2000
|
|
Title:
|
SEMICONDUCTOR INTERGRATE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09661371
|
Filing Dt:
|
09/13/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE INCLUDING A SPEED MONITOR CIRCUIT AND A SUBSTRATE BIAS CONTROLLER RESPONSIVE TO THE SPEE D MONITOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09661372
|
Filing Dt:
|
09/13/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09662162
|
Filing Dt:
|
09/14/2000
|
|
Title:
|
PLASMA PROCESSING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09662926
|
Filing Dt:
|
09/15/2000
|
|
Title:
|
Storage device counting error correction
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09664554
|
Filing Dt:
|
09/18/2000
|
|
Title:
|
Resist pattern forming method using anti-reflective layer, resist pattern formed, and method of etching using resist pattern and product formed
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09669672
|
Filing Dt:
|
09/26/2000
|
|
Title:
|
FABRICATION PROCESS OF SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09675053
|
Filing Dt:
|
09/29/2000
|
|
Title:
|
Semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09677758
|
Filing Dt:
|
10/03/2000
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09689802
|
Filing Dt:
|
10/13/2000
|
|
Title:
|
RESIN-ENCAPSULATED SEMICONDUCTOR APPARATUS AND PROCESS FOR ITS FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09690340
|
Filing Dt:
|
10/17/2000
|
|
Title:
|
PRIORITIZED PRE-FETCH/PRELOAD MECHANISM FOR LOADING AND SPECULATIVE PRELOADING OF CANDIDATE BRANCH TARGET INSTRUCTION
|
|
