Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 026622/0684 | |
| Pages: | 6 |
| | Recorded: | 07/20/2011 | | |
| Attorney Dkt #: | MLPX-GENERAL |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
10
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/1994
|
Application #:
|
07943932
|
Filing Dt:
|
09/11/1992
|
|
Title:
|
BICMOS CMOS/ECL DATA MULTIPLEXER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09009137
|
Filing Dt:
|
01/20/1998
|
|
Title:
|
PROGRAMMABLE INTERCONNECT MATRIX ARCHITECTURE FOR COMPLEX PROGRAMMABLE LOGIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09182556
|
Filing Dt:
|
10/29/1998
|
|
Title:
|
HIGH-SPEED, MULTIPLE-INPUT MULTIPLEXER SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09232344
|
Filing Dt:
|
01/15/1999
|
|
Title:
|
MULTIPLEXER CONTROL SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09376148
|
Filing Dt:
|
08/17/1999
|
|
Title:
|
METHOD AND APPARATUS FOR ACCOMPLISHING HIGH BANDWIDTH SERIAL COMMUNICATION BETWEEN SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09710740
|
Filing Dt:
|
11/10/2000
|
|
Title:
|
METHOD AND APPARATUS FOR ACCOMPLISHING HIGH BANDWIDTH SERIAL COMMUNICATION BETWEEN SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
09791187
|
Filing Dt:
|
02/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2001
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR REDUCING POWER REQUIREMENTS IN A MULTI GIGABIT PARALLEL TO SERIAL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09791805
|
Filing Dt:
|
02/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
METHOD FOR ACHIEVING LOW FEED-THROUGH AND CONSISTENT TRANSITION DELAY IN A MULTIPLEXOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10326485
|
Filing Dt:
|
12/20/2002
|
|
Title:
|
DECOUPLING CAPACITOR MULTIPLIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11259342
|
Filing Dt:
|
10/24/2005
|
|
Title:
|
HIGH-SPEED MULTIPLEXER LATCH
|
|
|
Assignee
|
|
|
|
|
| 160 GREENTREE DRIVE |
| SUITE 101 |
| DOVER, DELAWARE 19904 |
|
|
Correspondence name and address
|
| |
MURABITO, HAO & BARNES LLP
|
| |
2 N. MARKET STREET
|
| |
3RD FLOOR
|
| |
SAN JOSE, CA 95113
|
Search Results as of:
05/08/2024 03:31 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
