Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 026827/0069 | |
| Pages: | 4 |
| | Recorded: | 08/30/2011 | | |
| Attorney Dkt #: | 10635.0015 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13220883
|
Filing Dt:
|
08/30/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR ERASING CHARGE-TRAP FLASH MEMORY
|
|
|
Assignee
|
|
|
|
|
| 2-1, YAESU 2-CHOME |
| CHUO-KU, TOKYO, JAPAN 104-0028 |
|
|
Correspondence name and address
|
| |
FINNEGAN, HENDERSON, FARABOW, GARRETT &
|
| |
901 NEW YORK AVENUE, NW
|
| |
WASHINGTON, DC 20001-4413
|
Search Results as of:
05/09/2024 03:14 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
