USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	027700/0242			Pages:	5
		Recorded:	02/14/2012
Attorney Dkt #:	TOSHP522US
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 18

Patent #:	8222160	Issue Dt:	07/17/2012	Application #:	12956330	Filing Dt:	11/30/2010
Publication #:	US20120133044	Pub Dt:	05/31/2012
Title:	METAL CONTAINING SACRIFICE MATERIAL AND METHOD OF DAMASCENE WIRING FORMATION

Patent #:	NONE	Issue Dt:		Application #:	12961762	Filing Dt:	12/07/2010
Publication #:	US20120139033	Pub Dt:	06/07/2012
Title:	SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME

Patent #:	NONE	Issue Dt:		Application #:	12961793	Filing Dt:	12/07/2010
Publication #:	US20120139057	Pub Dt:	06/07/2012
Title:	SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME

Patent #:	8859389	Issue Dt:	10/14/2014	Application #:	13015857	Filing Dt:	01/28/2011
Publication #:	US20120193751	Pub Dt:	08/02/2012
Title:	METHODS OF MAKING FINS AND FIN FIELD EFFECT TRANSISTORS (FINFETS)

Patent #:	NONE	Issue Dt:		Application #:	13041732	Filing Dt:	03/07/2011
Publication #:	US20120228628	Pub Dt:	09/13/2012
Title:	SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME

Patent #:	NONE	Issue Dt:		Application #:	13069625	Filing Dt:	03/23/2011
Publication #:	US20120244690	Pub Dt:	09/27/2012
Title:	ION IMPLANTED RESIST STRIP WITH SUPERACID

Patent #:	NONE	Issue Dt:		Application #:	13070561	Filing Dt:	03/24/2011
Publication #:	US20120241866	Pub Dt:	09/27/2012
Title:	TRANSISTOR STRUCTURE AND MANUFACTURING METHOD WHICH HAS CHANNEL EPITAXIAL EQUIPPED WITH LATERAL EPITAXIAL STRUCTURE

Patent #:	8349718	Issue Dt:	01/08/2013	Application #:	13070702	Filing Dt:	03/24/2011
Publication #:	US20120241963	Pub Dt:	09/27/2012
Title:	SELF-ALIGNED SILICIDE FORMATION ON SOURCE/DRAIN THROUGH CONTACT VIA

Patent #:	NONE	Issue Dt:		Application #:	13070704	Filing Dt:	03/24/2011
Publication #:	US20120242356	Pub Dt:	09/27/2012
Title:	SPECIFIC CONTACT RESISTIVITY MEASUREMENT METHOD, SEMICONDUCTOR DEVICE FOR SPECIFIC CONTACT RESISTIVITY MEASUREMENT, AND METHOD FOR MANUFACTURING THE SAME

Patent #:	NONE	Issue Dt:		Application #:	13071956	Filing Dt:	03/25/2011
Publication #:	US20120244461	Pub Dt:	09/27/2012
Title:	OVERLAY CONTROL METHOD AND A SEMICONDUCTOR MANUFACTURING METHOD AND APPARATUS EMPLOYING THE SAME

Patent #:	8614144	Issue Dt:	12/24/2013	Application #:	13157744	Filing Dt:	06/10/2011
Publication #:	US20120313251	Pub Dt:	12/13/2012
Title:	METHOD FOR FABRICATION OF INTERCONNECT STRUCTURE WITH IMPROVED ALIGNMENT FOR SEMICONDUCTOR DEVICES

Patent #:	NONE	Issue Dt:		Application #:	13162825	Filing Dt:	06/17/2011
Publication #:	US20120319207	Pub Dt:	12/20/2012
Title:	SEMICONDUCTOR DEVICE WITH THRESHOLD VOLTAGE CONTROL AND METHOD OF FABRICATING THE SAME

Patent #:	NONE	Issue Dt:		Application #:	13181935	Filing Dt:	07/13/2011
Publication #:	US20130017674	Pub Dt:	01/17/2013
Title:	CRYOGENIC SILICON ION-IMPLANTATION AND RECRYSTALLIZATION ANNEALING

Patent #:	NONE	Issue Dt:		Application #:	13268248	Filing Dt:	10/07/2011
Publication #:	US20130090877	Pub Dt:	04/11/2013
Title:	LITHOGRAPHY TOOL ALIGNMENT CONTROL SYSTEM

Patent #:	NONE	Issue Dt:		Application #:	13293269	Filing Dt:	11/10/2011
Publication #:	US20130119506	Pub Dt:	05/16/2013
Title:	FORMATION OF STI TRENCHES FOR LIMITING PN-JUNCTION LEAKAGE

Patent #:	NONE	Issue Dt:		Application #:	13334257	Filing Dt:	12/22/2011
Publication #:	US20130161798	Pub Dt:	06/27/2013
Title:	GRADED DENSITY LAYER FOR FORMATION OF INTERCONNECT STRUCTURES

Patent #:	NONE	Issue Dt:		Application #:	13338478	Filing Dt:	12/28/2011
Publication #:	US20130168823	Pub Dt:	07/04/2013
Title:	SYSTEMS AND METHODS FOR BACKSIDE THRESHOLD VOLTAGE ADJUSTMENT

Patent #:	NONE	Issue Dt:		Application #:	13338486	Filing Dt:	12/28/2011
Publication #:	US20130171819	Pub Dt:	07/04/2013
Title:	METHODS FOR INTEGRATION OF METAL/DIELECTRIC INTERCONNECTS

Assignor

Exec Dt:

02/12/2012

Assignee

1-1, SHIBAURA 1-CHOME

MINATO-KU, TOKYO, JAPAN 105-8001

Correspondence name and address
	TUROCY & WATSON, LLP
	127 PUBLIC SQUARE
	57TH FLOOR, KEY TOWER
	CLEVELAND, OH 44114

Search Results as of: 05/14/2024 11:16 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6