Total properties:
104
Page
1
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
09057701
|
Filing Dt:
|
04/09/1998
|
Title:
|
QUANTUM ACCELERATION OF CONVENTIONAL NON-QUANTUM COMPUTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
09060451
|
Filing Dt:
|
04/14/1998
|
Title:
|
MEMORY SYSTEM WITH MULTIPLE ADDRESSING AND CONTROL BUSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09176694
|
Filing Dt:
|
10/21/1998
|
Title:
|
ADVANCED FIRMWARE BOOT SEQUENCE X86 COMPUTER SYSTEM THAT MAINTAINS LEGACY HARDWARE AND SOFTWARE COMPATIBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09176696
|
Filing Dt:
|
10/21/1998
|
Title:
|
ADVANCED BOOT SEQUENCE FOR AN X86 COMPUTER SYSTEM THAT MAINTAINS EXPANSION CARD DEVICE COMPATIBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09196624
|
Filing Dt:
|
11/18/1998
|
Title:
|
MEMORY SYSTEM WITH MULTIPLE ADDRESSING AND CONTROL BUSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09247256
|
Filing Dt:
|
02/09/1999
|
Title:
|
MEMORY SYSTEM WITH SWITCHING FOR DATA ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09270613
|
Filing Dt:
|
03/17/1999
|
Title:
|
METHOD AND DEVICE FOR CONTROLLING ACCESS TO MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09287592
|
Filing Dt:
|
04/06/1999
|
Title:
|
METHOD FOR MANAGING CONCURRENT ACCESS TO VIRTUAL MEMORY DATA STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09294830
|
Filing Dt:
|
04/19/1999
|
Title:
|
METHOD FOR EFFICIENT TRANSLATION OF MEMORY ADDRESSES IN COMPUTER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09301863
|
Filing Dt:
|
04/29/1999
|
Title:
|
NOISE ESTIMATION FOR COUPLED RC INTERCONNECTS IN DEEP SUBMICRON INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
09315806
|
Filing Dt:
|
05/21/1999
|
Title:
|
SYSTEM AND METHOD FOR PROVIDING ACCESS TO A BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09346638
|
Filing Dt:
|
07/01/1999
|
Title:
|
MEMORY SYSTEM INCLUDING GUIDES THAT RECEIVE MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09346659
|
Filing Dt:
|
07/01/1999
|
Title:
|
DESIGN FOR CIRCUIT BOARD ORTHOGONAL INSTALLATION AND REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09356106
|
Filing Dt:
|
07/16/1999
|
Title:
|
METHOD AND APPARATUS FOR BROADCASTING INVALIDATION MESSAGES IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09372660
|
Filing Dt:
|
08/11/1999
|
Title:
|
DOOR ASSEMBLY FOR A COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09384471
|
Filing Dt:
|
08/27/1999
|
Title:
|
MEMORY SYSTEM WITH SWITCHING FOR DATA ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09384906
|
Filing Dt:
|
08/27/1999
|
Title:
|
CIRCUIT DESIGN FOR HIGH-SPEED DIGITAL COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2002
|
Application #:
|
09387934
|
Filing Dt:
|
09/01/1999
|
Title:
|
DETERMINING A WORST CASE SWITCHING FACTOR FOR INTEGRATED CIRCUIT DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09388938
|
Filing Dt:
|
09/02/1999
|
Title:
|
OPTIMIZING REPEATERS POSITIONING ALONG INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09391133
|
Filing Dt:
|
09/07/1999
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
ELECTRICALLY CONDUCTIVE PATH THROUGH A DIELECTRIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09399437
|
Filing Dt:
|
09/17/1999
|
Title:
|
INPUT/OUTPUT DEVICE MANAGED TIMER PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09407421
|
Filing Dt:
|
09/29/1999
|
Title:
|
TRANSFER ATTRIBUTE ENCODING WITHIN PCI CONSTRUCTED ADDRESS TO INDICATE WHETHER BYTES WITHIN A WORD SHOULD BE SWAPPED
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09407426
|
Filing Dt:
|
09/29/1999
|
Title:
|
PARTITIONING A DISTRIBUTED SHARED MEMORY MULTIPROCESSOR COMPUTER TO FACILITATE SELECTIVE HARDWARE MAINTENANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
09407428
|
Filing Dt:
|
09/29/1999
|
Title:
|
MULTIPROCESSOR NODE CONTROLLER CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09408084
|
Filing Dt:
|
09/29/1999
|
Title:
|
TRANSLATION OF PCI LEVEL INTERRUPTS INTO PACKET BASED MESSAGES FOR EDGE EVENT DRIVE MICROPROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09408148
|
Filing Dt:
|
09/29/1999
|
Title:
|
COMPUTER MODULE MOUNTING SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09408657
|
Filing Dt:
|
09/29/1999
|
Title:
|
METHOD AND ASSEMBLY FOR INSTALLATION OR REMOVAL OF PRINTED CIRCUIT CARD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09408769
|
Filing Dt:
|
09/29/1999
|
Title:
|
MODULAR AIR MOVING SYSTEM AND METHOD.
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09408772
|
Filing Dt:
|
09/29/1999
|
Title:
|
SYSTEM AND METHOD FOR COOLING ELECTRONICOMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
09408874
|
Filing Dt:
|
09/29/1999
|
Title:
|
MODULAR COMPUTING ARCHITECTURE HAVING COMMON COMMUNICATION INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09408969
|
Filing Dt:
|
09/29/1999
|
Title:
|
PRINTED CIRCUIT BOARD CARRIER INSERTION/EXTRACTION ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
09408972
|
Filing Dt:
|
09/29/1999
|
Title:
|
SCALABLE HYPERCUBE MULTIPROCESSOR NETWORK FOR MASSIVE PARALLEL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09409299
|
Filing Dt:
|
09/29/1999
|
Title:
|
MODULAR INPUT/OUTPUT CONTROLLER CAPABLE OF ROUTING PACKETS OVER BUSSES OPERATING AT DIFFERENT SPEEDS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09409438
|
Filing Dt:
|
09/30/1999
|
Title:
|
DIAGNOSTIC SYSTEM AND METHOD FOR A HIGHLY SCALABLE COMPUTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09409605
|
Filing Dt:
|
09/30/1999
|
Title:
|
SYSTEM AND METHOD FOR DISTRIBUTING OUTPUT QUEUE SPACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09409606
|
Filing Dt:
|
09/30/1999
|
Title:
|
SYSTEM AND METHOD FOR MEMORY PAGE MIGRATION IN A MULTI-PROCESSOR COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09409607
|
Filing Dt:
|
09/30/1999
|
Title:
|
SYSTEM AND METHOD FOR MINIMIZING ERROR CORRECTION CODE BITS IN VARIABLE SIZED DATA FORMATS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09409639
|
Filing Dt:
|
09/30/1999
|
Title:
|
METHOD AND APPARATUS FOR DECOUPLING PROCESSOR SPEED FROM MEMORY SUBSYSTEM SPEED IN A NODE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09409764
|
Filing Dt:
|
09/30/1999
|
Title:
|
METHOD AND APPARATUS FOR PROCESSING ERRORS IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09409765
|
Filing Dt:
|
09/30/1999
|
Title:
|
METHOD AND APPARATUS FOR ANALYZING BUFFER ALLOCATION TO A DEVICE ON A PERIPHERAL COMPONENT INTERCONNECT BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09409766
|
Filing Dt:
|
09/30/1999
|
Title:
|
METHOD AND SYSTEM FOR HANDLING INTERRUPTS IN A NODE CONTROLLER WITHOUT ATTACHED PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09409768
|
Filing Dt:
|
09/30/1999
|
Title:
|
DATA SYNCHRONIZER FOR A MULTIPLE RATE CLOCK SOURCE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09409805
|
Filing Dt:
|
09/30/1999
|
Title:
|
UPSTREAM SITUATED APPARATUS AND METHOD FOR PROVIDING HIGH BANDWIDTH DATA FLOW CONTROL TO AN INPUT/OUTPUT UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09410120
|
Filing Dt:
|
09/30/1999
|
Title:
|
SYSTEM AND METHOD FOR SHARED MEMORY PROTECTION IN A MULTIPROCESSOR COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09410137
|
Filing Dt:
|
09/30/1999
|
Title:
|
CONFIGURABLE SYNCHRONIZER FOR DOUBLE DATA RATE SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09410139
|
Filing Dt:
|
09/30/1999
|
Title:
|
METHOD AND APPARATUS FOR HANDLING INVALIDATION REQUESTS TO PROCESSORS NOT PRESENT IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09418520
|
Filing Dt:
|
10/15/1999
|
Title:
|
MULTI-PROCESSOR SYSTEM AND METHOD OF ACCESSING DATA THEREIN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09418597
|
Filing Dt:
|
10/15/1999
|
Title:
|
SYSTEM AND METHOD TO PROVIDE POWER TO A SEA OF GATES STANDARD CELL BLOCK FROM AN OVERHEAD BUMP GRID
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
09418706
|
Filing Dt:
|
10/15/1999
|
Title:
|
ABSTRACT VERIFICATION ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
09459995
|
Filing Dt:
|
12/14/1999
|
Title:
|
SYNCHRONIZATION OF HARDWARE SIMULATION PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09475466
|
Filing Dt:
|
12/30/1999
|
Title:
|
PROGRAMMABLE DIFFERENTIAL DELAY CIRCUIT WITH FINE DELAY ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09475469
|
Filing Dt:
|
12/30/1999
|
Title:
|
CARRIER FOR COMPUTER PERIPHERAL DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09475812
|
Filing Dt:
|
12/30/1999
|
Title:
|
CABLE ORGANIZER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
09476678
|
Filing Dt:
|
12/30/1999
|
Title:
|
SYSTEM AND METHOD FOR ADAPTIVELY DESKEWING PARALLEL DATA SIGNALS RELATIVE TO A CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09478968
|
Filing Dt:
|
01/06/2000
|
Title:
|
CABLE DOCK FIXTURE WITH EMI SHIELDING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09498939
|
Filing Dt:
|
02/04/2000
|
Title:
|
Metered force single point heatsink attach mechanism
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09522695
|
Filing Dt:
|
03/10/2000
|
Title:
|
SYSTEM AND METHOD FOR A HIERARCHICAL SYSTEM MANAGEMENT ARCHITECTURE OF A HIGHLY SCALABLE COMPUTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09542791
|
Filing Dt:
|
04/04/2000
|
Title:
|
SCAN INTERFACE CHIP (SIC) SYSTEM AND METHOD FOR SCAN TESTING ELECTRONIC SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09548497
|
Filing Dt:
|
04/13/2000
|
Title:
|
HOUSING GROUND BRACKET AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09548821
|
Filing Dt:
|
04/13/2000
|
Title:
|
ELECTRONIC DEVICE SUPPORT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09608378
|
Filing Dt:
|
06/30/2000
|
Title:
|
PANEL GASKET
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09608935
|
Filing Dt:
|
06/30/2000
|
Title:
|
ELECTRICAL CONNECTOR WITH LATCHING BACKPLATE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09608981
|
Filing Dt:
|
06/30/2000
|
Title:
|
FASTENERLESS CIRCUIT BOARD SUPPORT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09615312
|
Filing Dt:
|
07/13/2000
|
Title:
|
SYSTEM, METHOD AND COMPUTER PROGRAM PRODUCT FOR IMPLEMENTING SCALABLE MULTI-READER/SINGLE-WRITER LOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
09619724
|
Filing Dt:
|
07/20/2000
|
Title:
|
I/O IMPEDANCE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
09619771
|
Filing Dt:
|
07/20/2000
|
Title:
|
DUAL-BANK FIFO FOR SYNCHRONIZATION OF READ DATA IN DDR SDRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09619959
|
Filing Dt:
|
07/20/2000
|
Title:
|
DISCRETE DELAY LINE SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
09620333
|
Filing Dt:
|
07/20/2000
|
Title:
|
VARIABLE MODE BI-DIRECTIONAL AND UNI-DIRECTIONAL COMPUTER COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09620338
|
Filing Dt:
|
07/20/2000
|
Title:
|
SYNTHESIS WITH AUTOMATED PLACEMENT INFORMATION FEEDBACK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
09620373
|
Filing Dt:
|
07/20/2000
|
Title:
|
METHOD AND APPARATUS FOR COMMUNICATING COMPUTER DATA FROM ONE POINT TO ANOTHER OVER A COMMUNICATIONS MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09620504
|
Filing Dt:
|
07/20/2000
|
Title:
|
OPTIMIZE GLOBAL NET TIMING WITH REPEATER BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
09621315
|
Filing Dt:
|
07/20/2000
|
Title:
|
INTERFACE FOR SYNCHRONOUS DATA TRANSFER BETWEEN DOMAINS CLOCKED AT DIFFERENT FREQUENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
09627471
|
Filing Dt:
|
07/28/2000
|
Title:
|
METHOD AND APPARATUS FOR PREFETCHING INFORMATION AND STORING THE INFORMATION IN A STREAM BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
09629458
|
Filing Dt:
|
07/31/2000
|
Title:
|
SYSTEM METHOD AND COMPUTER PROGRAM PRODUCT FOR REMOTE GRAPHICS PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09642957
|
Filing Dt:
|
08/21/2000
|
Title:
|
Conditioning and filling system for a spray evaporative cooling working fluid
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2007
|
Application #:
|
09644698
|
Filing Dt:
|
08/24/2000
|
Title:
|
SYSTEM AND METHOD FOR A HIERARCHICAL SYSTEM MANAGEMENT ARCHITECTURE OF A HIGHLY SCALABLE COMPUTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
09650101
|
Filing Dt:
|
08/25/2000
|
Title:
|
CACHE LINE CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09660732
|
Filing Dt:
|
09/13/2000
|
Title:
|
METHOD AND SYSTEM FOR CALCULATING INTERCONNECT MOMENTS AND DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
09713842
|
Filing Dt:
|
11/15/2000
|
Title:
|
METHOD AND SYSTEM FOR ESTIMATING INTERCONNECT DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09714047
|
Filing Dt:
|
11/15/2000
|
Title:
|
METHOD AND SYSTEM FOR DETERMINING REPEATER ALLOCATION REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
09730871
|
Filing Dt:
|
12/05/2000
|
Title:
|
SYSTEM AND METHOD FOR MAINTAINING AND RECOVERING DATA CONSISTENCY ACROSS MULTIPLE PAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09909693
|
Filing Dt:
|
07/20/2001
|
Publication #:
|
|
Pub Dt:
|
03/14/2002
| | | | |
Title:
|
MEMORY DEVICE STORING DATA AND DIRECTORY INFORMATION THEREON, AND METHOD FOR PROVIDING THE DIRECTORY INFORMATION AND THE DATA IN THE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09909701
|
Filing Dt:
|
07/20/2001
|
Title:
|
SYSTEM AND METHOD FOR REDUCING MEMORY LATENCY DURING READ REQUESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
09909704
|
Filing Dt:
|
07/20/2001
|
Title:
|
QUEUE CIRCUIT AND METHOD FOR MEMORY ARBITRATION EMPLOYING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
09909705
|
Filing Dt:
|
07/20/2001
|
Title:
|
SYSTEM AND METHOD FOR MEMORY ARBITRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
09910629
|
Filing Dt:
|
07/20/2001
|
Title:
|
METHOD AND APPARATUS FOR MANAGING NODE CONTROLLERS USING PARTITIONS IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10017488
|
Filing Dt:
|
12/14/2001
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
REMOTE ADDRESS TRANSLATION IN A MULTIPROCESSOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2008
|
Application #:
|
10020854
|
Filing Dt:
|
12/14/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
NODE TRANSLATION AND PROTECTION IN A CLUSTERED MULTIPROCESSOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
10047347
|
Filing Dt:
|
01/14/2002
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR HANDLING INVALIDATION REQUESTS TO PROCESSORS NOT PRESENT IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
10142472
|
Filing Dt:
|
05/09/2002
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
PROGRAMMABLE DIFFERENTIAL DELAY CIRCUIT WITH FINE DELAY ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10143413
|
Filing Dt:
|
05/09/2002
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
PROGRAMMABLE DIFFERENTIAL DELAY CIRCUIT WITH FINE DELAY ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10205877
|
Filing Dt:
|
07/24/2002
|
Publication #:
|
|
Pub Dt:
|
12/05/2002
| | | | |
Title:
|
BACKSHELL ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
10210257
|
Filing Dt:
|
07/31/2002
|
Title:
|
METHOD AND SYSTEM FOR RENAMING REGISTERS IN A MICROPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
10868181
|
Filing Dt:
|
06/15/2004
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
MULTIPROCESSOR NODE CONTROLLER CIRCUIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
11405387
|
Filing Dt:
|
04/17/2006
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR ADAPTIVELY DESKEWING PARALLEL DATA SIGNALS RELATIVE TO A CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
29096304
|
Filing Dt:
|
11/09/1998
|
Title:
|
COMPUTER HOUSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
29097545
|
Filing Dt:
|
12/08/1998
|
Title:
|
COMPUTER HOUSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
29108315
|
Filing Dt:
|
07/23/1999
|
Title:
|
BEZEL FOR A COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
29113555
|
Filing Dt:
|
11/05/1999
|
Title:
|
RADIAL COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
29125876
|
Filing Dt:
|
06/30/2000
|
Title:
|
Front panel media door
|
|