Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 028546/0232 | |
| Pages: | 8 |
| | Recorded: | 07/13/2012 | | |
| Attorney Dkt #: | NVDA/SC-11-0314-US1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
13462649
|
Filing Dt:
|
05/02/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/07/2013
| | | | |
|
Title:
|
TECHNIQUE FOR COMPUTATIONAL NESTED PARALLELISM
|
|
|
Assignee
|
|
|
|
|
| 2701 SAN TOMAS EXPRESSWAY |
| SANTA CLARA, CALIFORNIA 95050 |
|
|
Correspondence name and address
|
| |
PATTERSON & SHERIDAN, LLP/NVIDIA
|
| |
3040 POST OAK BLVD.
|
| |
SUITE 1500
|
| |
HOUSTON, TX 77056
|
Search Results as of:
05/01/2024 11:59 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
