Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 028789/0164 | |
| Pages: | 4 |
| | Recorded: | 08/15/2012 | | |
| Attorney Dkt #: | SNDK.741US3 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13570826
|
Filing Dt:
|
08/09/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
|
Title:
|
CHARGE CYCLING BY EQUALIZING THE SOURCE AND BIT LINE LEVELS BETWEEN PULSES DURING NO-VERIFY WRITE OPERATIONS FOR NAND FLASH MEMORY
|
|
|
Assignee
|
|
|
|
|
| TWO LEGACY TOWN CENTER, 6900 NORTH DALLAS PARKWAY |
| PLANO, TEXAS 75024 |
|
|
Correspondence name and address
|
| |
DAVIS WRIGHT TREMAINE LLP
|
| |
505 MONTGOMERY STREET, SUITE 800
|
| |
SAN FRANCISCO, CA 94111
|
Search Results as of:
05/22/2024 01:02 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
