Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 029007/0405 | |
| Pages: | 2 |
| | Recorded: | 09/21/2012 | | |
| Attorney Dkt #: | LY106-BJP106 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13624819
|
Filing Dt:
|
09/21/2012
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
|
Title:
|
Divider Logic Circuit and Implement Method Therefor
|
|
|
Assignee
|
|
|
|
|
| ROOM 402, BUILDING 7, HIGH-TECH INCUBATION PARK |
| CHENGDU, SICHUAN PROVINCE, CHINA 610041 |
|
|
Correspondence name and address
|
| |
LEI YU
|
| |
2033 MONTERA DRIVE
|
| |
HACIENDA HEIGHTS, CA 91745
|
Search Results as of:
05/05/2024 10:02 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
